
VIRGINIA POLYTECHNIC INST AND STATE UNIV BLACKSRURG D-ETC F/G 9/2 MICROPROCESSOR SELF-TEST: SOFTWAPE SELF-TEST FOR AN 8080-BASED --ETC(II)
JUN 82 J R ARMSTRONG, F G GRAY F30602-80-C-0200 AD-A118 826 UNCLASSIFIED RADC-TR-82-80 NL 10.3



UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

READ INSTRUCTIONS
BEFORE COMPLETING FORM REPORT DOCUMENTATION PAGE E. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER 118826 RADC-TR-82-80 S. TYPE OF REPORT & PERIOD COVERED 4. TITLE (and Subtitio) Final Technical Report MICROPROCESSOR SELF-TEST 1 Sep 80 - 31 Aug 81 SOFTWARE SELF-TEST FOR AN 8080-BASED SYSTEM 6. PERFORMING ORG. REPORT NUMBER USING A MINIMUM OF ADDITIONAL HARDWARE S. CONTRACT OR GRANT NUMBERYS) AUTHOR/AL James R. Armstrong F30602-80-C-0200 F. Gail Gray 9. PERFORMING ORGANIZATION NAME AND ADDRESS 10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS Virginia Polytechnic Institute & State Univ.

Dept of Electrical Engineering Blacksburg VA 24061

II. CONTROLLING OFFICE NAME AND ADDRESS

Rome Air Development Center (COEA)

Griffiss AFB NY 13441

14. MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office)

Same

62702F
55811722
12. REPORT DATE
June 1982
13. NUMBER OF PAGES

18. SECURITY CLASS. (of this report)
UNCLASSIFIED

243

184. DECLASSIFICATION/DOWNGRADING
N/A

16. DISTRIBUTION STATEMENT (of this Report)

Approved for public release; distribution unlimited.

17. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different from Report)

Same

IS. SUPPLEMENTARY NOTES

RADC Project Engineer: Lt Dean W. Gonzalez (COEA)

19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Microprocessor

Self-Test Simulation

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

A self-test program for an 8080-based microprocessor system is developed and verified using both high-level simulation and actual hardware components. The goals were minimum execution time, minimum added hardware, and minimum impact on applications software. Within these constraints, maximum fault coverage was obtained.

A high-level simulation language (GSP) was used to verify the execution-

DD 1 JAN 73 1473 EDITION OF 1 NOV 45 IS DESOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (Minn Date Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

of the melf-test program and to determine the fault coverage. The self-test programs provided excellent diagnostic routines to test the simulation models and indeed were used to discover several faulty simulation models.

Finally, a complete self-testing hardware system was constructed to verify that the self-test program would run in the background of an applications program.

Accession For					
DTIC TAB Unannounced Justification					
Ву					
Distribution/					
Avai	Availability Codes				
	Avail and	/or			
Dist	Special				
IA					



UNCLASSIFIED

SECURITY CLASSIFICATION OF THIP PAGE(When Bets Entered)

Report Summary

Introduction

This report describes the research efforts carried out under Air Force Contract F30602-80-C-0200. The purpose of the research was to develop techniques for the self-testing of These techniques were then implemented for a microprocessors. specific, 8080 based microcomputer system. The implementation took the form of a set of self-test routines and a small amount of added. self-test hardware. In order to assess the a "chip" level effectiveness of the self-test software, simulation model was developed and used to simulate faults in the systems and thus rate the effectiveness of the self-test software. Finally, a real 8080 system was built and the selftest software executed on it in order to demonstrate its compatibility with a real time computer system environment.

Self-Test Techniques

The report describes one program in a proposed library of self-test programs for microprocessor based systems. The library is to contain a set of programs with varying degrees of fault coverage and execution times. This report describes a self-test designed for minimum execution time, minimum use of added hardware, and minimum interference with the main system tasks. Within these constraints, maximum fault coverage is desired.

The basic approach was to partition the self-test program into segments that require from 2 to 4 milliseconds each to

execute. A timer is used to generate program interrupts at a frequency selected by the user (e.g., every two seconds). Each interrupt causes execution of the next self-test segment. The CPU test and parallel I/O port test both execute in the first segment. Memory tests posed the greatest demand upon execution time. Only 128 bytes of ROM or 32 bytes of RAM can be tested in the 2-4 ms window. Thus memory testing is carried out in a series of segments. Serial I/O port tests require 2 segments at 9600 Baud.

A second timer is used to insure that the interrupt request is acknowledged within a reasonable time. Once the interrupt is acknowledged, a timer is set for 2-4 ms, depending upon the program segment, to time execution of the self-test segment. If the self-test does not execute within the allotted time, an error condition is generated.

Two LED indicators are used to provide redundant error signals. One LED is normally ON. If the self-test software detects an error, if the interrupt acknowledge is not generated fast enough, or if a self-test program segment does not execute within the 2-4 ms window, then this LED is turned OFF to indicate an error. This provides a fail-safe indicator since the most prominent failure mode for an LED is to "burn-out" which indicates an error. The second LED provides a "heart-beat" status signal. This LED is toggled on and off at a fixed rate by the self-test program. This provides a redundant indication of failure. This system thus detects failure in both

the primary system hardware and in the self-test hardware.

A small amount of additional hardware is required to provide "wraparound" data paths for testing I/O ports. The added hardware required constitutes a small percentage of the total system hardware and all added hardware is covered by the self-test mechanism except the final isolation buffer that prevents external devices from corrupting the self-test data.

Fault Simulation

One of the difficulties in developing self-tests for LSI systems is trying to rate the effectiveness of the software. The reason for this is that, presently, the only known way of testing the effectiveness of self-test software is to conduct "fault injection experiments". One can either run these experiments with a real hardware system or through simulation. Using a hardware system is not feasible because obtaining LSI devices with known internal defects is much more difficult than obtaining good devices. Simulation does provide an answer, but there are problems here also. LSI devices contain thousands of gates, thus using traditional gate level simulation techniques can present great difficulties. The biggest problem is that accurate gate level models of LSI devices are usually known only by the manufacturer and in most cases they are unwilling to divulge this information. Secondly, even given a gate level model of an LSI system, the simulations require too much host CPU time, i.e. money, when validating self-test software. only solution to this problem is to develop a simulation model at a higher level.

On this contract a simulation language known as GSP (General Simulation Program) was used to develop a "chip" level model of the 8080 system under consideration. In modeling at the chip level, internal chip micro-operations and interface signal timing are modeled without resorting to detailed description of the internal gate structure. This allows accurate simulation of an LSI system in an efficient manner.

Once the simulation model was developed, it was used to conduct fault injection experiments. In these experiments; faults were injected into the simulation model, and the execution of the self-test software was simulated. The fault types simulated were (1) incorrect device micro-operations (2) stuck faults and (3) timing faults. Because of the high probability of interconnect failures between chips (vs internal defects), 43% of the defects simulated were interconnect faults.

The simulation experiments allowed us to calculate a "figure of merit" for the self-test routines, i.e. approximately 80% of faults injected were detected by self-test mechanisms.

Hardware System Checkout

In this effort an 8080 laboratory system was constructed and all self-test routines were executed on it. The purpose of this activity was to verify that the test routines would operate properly in a real system and that they would, when finished with their execution, leave the system in a state compatible with the operational program. Building of the hardware system

also allowed us to verify that the limited amount of added selftest hardware functioned as anticipated. Finally, experience with the hardware system provided the test program writer and simulation model developers with useful information about its characteristics.

Table of Contents

P	ag	€

1.	Introduction	
2.	Self-Test Methodology	
	2.1 Self-Test Environment 4	
	2.2 Alternative Approaches for a Short Periodic Test 6	
	2.3 Constraints Imposed on System Design	
	2.4 Partitioning the System 8	
	2.5 General Statements about the Short Test Algorithms . 9	
	2.5.1 Central Processing Unit (CPU) 11	
	2.5.2 Read Only Memory (ROM)	
	2.5.3 Random Access Memory (RAM)	
	2.5.4 Input/Output Ports	
	2.6 Implementation of the Short Test Algorithm	
	for an 8080 System	
	2.6.1 Preliminary Considerations 28	
	2.6.2 Reporting Status	
	2.6.3 The CPU Test Program	
	2.6.4 ROM Test Program	
	2.6.5 RAM Test Program 40	
	2.6.6 Input/Output Ports Test Program 40	
	2.7 Performance Analysis	
	2.8 Hardcore Assumptions	

3.	Fau]	lt Simulation	•	46		
	3.1	Description of General Simulation Program (GSP)	•	47		
	3.2	Simulation Model for an 8080 System	•	56		
	3.3	Modeling Process	•	56		
	3.4	Development of the System Model	•	59		
	3.5	Fault Injection Experiments	•	61		
	3.6	Analysis of Fault Coverage		6 S		
4.	Seli	f-Test Hardware Experimentation and Documentation		7		
	4.1	Experimental Verification of the Self-Test System .		**		
	4.2	Status Display		.1		
	4.3	Timers: Interrupt and Timeout	•	71		
	4.4	Hardware Required to Self-Test I/O Ports	•	75		
5.	Cond	clusions	•	81		
6.	Reco	ommendations for Further Research	•	84		
Appendices						
	A.	Self-Test Program Listings	•			
	В.	Simulation Model Flowcharts	•			
	c.	Module Assembly Language Descriptions	•			
	D.	Test System Data File	•			
	E.	Fault Experiments Summary	•			
	F.	MOVI test for RAM	•			
	G.	8080 Micro-operations	•			
	H.	Checksum calculation program	•			
	T	Details on the Most Doord				

1. INTRODUCTION

The advent of LSI technology has presented computer system designers with a powerful design capability. However, along with this increased capability has come the attendant problem of trying to verify that the LSI devices in a system are operating correctly. The large number of logic gates on an LSI chip can make this testing process difficult. On the other hand, the LSI chips in a system tend to exhibit a degree of functional independence from each other and usually contain powerful logic capabilities. These features make possible the implementation of self-test mechanisms in LSI systems.

The purpose of the research carried out under Air Force Contract F30602-80-C-0200 was to develop self-test software for microprocessor systems and verify the effectiveness of this software through fault simulation. This document is the final report for this research.

The research efforts carried out under this contract can be divided into three major areas. The body of the report will treat each area in detail but we briefly summarize them here:

(1) Development of Self Test Software. Under this effort, a system self-test scheme was first developed which identified the major functions to be performed by software and a limited amount of self-test hardware to achieve the testing goals. Next, within the system scheme, self-test routines were designed and written to test the particular microprocessor chip set

chosen for the research: an 8080 microprocessor, semiconductor random access memory (RAM), read only memory (ROM) and 8228, 8251, and 8255 support chips. Details of this research area are given in section 2 of the report.

- simulation model was developed for the microprocessor system. The modeling was done using the General Simulation Program (GSP) previously developed at VPI. Once developed and checked out, the simulation model was used for fault simulation. Functional faults were injected into the model and the execution of the self-test routines was simulated in order to test their effectiveness in detecting faults. Details of this research are given in section 3 of the report.
- Check out of the Self Test Scheme on a Hardware (3) In this effort an 8080 laboratory system was System. constructed and all self-test routines were executed on it. The purpose of this activity was to verify that the test routines would operate properly in a real system and that they would, when finished with their execution, leave the system in a state compatible with the operational program. Building of the hardware system also allowed us to verify that the limited amount of added self-test hardware functioned as anticipated. Finally, experience with the hardware system provided the test program writer and simulation model developers with useful information about the characteristics of the chips. Details of this research are given in report section 4.

SELF-TEST METHODOLOGY

The motivation for this study 13 the development of a library of self-test software for microprocessor-based control systems. At one end of the scale would be a very fast executing self-test program that would provide as much fault coverage as possible using a minimal amount of extra hardware and a small amount of memory. The added cost for the self-test would be minimal. At the other end of the scale would be a comprehensive self-test that would provide the maximum possible fault coverage. It is anticipated that this test would require considerable execution time and possibly costly extra hardware. In between these two extremes would be a variety of self-test mechanisms that would provide a wide range of fault coverages with intermediate execution times, memory requirements, hardware costs. If such a library existed, microprocessor system designers could select the library program that best matched their particular requirements.

This report describes one program in the library in detail. The primary goal of this project was to develop a short test using minimal extra hardware that would achieve the highest possible fault coverage. It was intended that successful completion of this project would establish credibility for the library concept in addition to being directly applicable in its own right.

2.1 Self-Test Environment

Of all the proposed library programs, this one would minimize the impact on system cost, on power requirements, on system programming and on system reliability. The extra hardware required can be classified into three categories. Indicators of system status. Two LED's provide status information. One LED will be normally ON to indicate that the system is operational. This LED will be turned off by the selftest program if it detects an error condition or by a hardware time-out if the self-test program fails to respond within an appropriate time period. The normally ON condition makes the LED fail-safe since the most likely failure mode of an LED is to "burn out". However, it is possible for the electronic driving circuit to fail in such a way as to make the LED remain Therefore a second permanently ON. LED will act as a "heartbeat" for the system. It will be toggled off and on at a fixed visible rate by the self-test program. The "heartbeat" indicator will detect catastrophic type failures where the program is executing in an erratic manner that provides interrupt acknowledge and false pass signals to the fixed LED. This active redundant indicator will also detect stuck-at failures in the driving circuit of the first LED. The heartbeat then protects against failures in the self-test hardware and catastrophic failure of the CPU. For the system to be operating properly, the fixed LED must remain ON and the "heartbeat" must

oscillate at a fixed visible rate.

Function Timers

Two timers are employed. One initiates the self-test program by periodically generating a program interrupt. The other times the response to the interrupt and the execution time of the self-test program. If a system failure prevents the microprocessor from responding to the interrupt request or prevents the microprocessor from executing the self-test program in the allotted time interval, the second timer will time out and indicate a system failure by turning off the fixed LED.

Wraparound and Isolation: Hardware for I/O Ports

Since testing 8255 and 8251 peripheral I/O chips was an important part of the self-test objective, a means for reading back the data written to the ports must be provided. In addition, we must isolate the peripheral device during testing to prevent distortion of the testing data by the external devices and to prevent test data from being transmitted to the external devices (when necessary). A device signal is provided to the external device during testing to indicate CPU busy status. The details of this logic can be found in Section 4.

This hardware represents the minimal amount necessary to implement complete system testing. The only burden placed on external hardware is to observe the busy signal and hold input data until the processor is ready to accept it. A complete description of the hardware is provided in section 4.

2.2 Alternative Approaches for a Short Periodic Test

A primary objective is to make the periodic test transparent to the users. This has two major ramifications: first, the user's registers and stack must be preserved; second, interrupts must be disabled during the test since execution of an interrupt service routine could lead to a hardware timeout (i.e., the test, once started, must run to completion uninterrupted); third, the test must execute in as short a time as possible so that its execution would not be noticed by the controller program. However, in general, a shorter test routine results in less fault coverage. In order to reduce execution time, one tries to design test algorithms with many operations between verifications; but too few verifications may allow a fault to escape detection. Thus a tradeoff between speed and fault coverage seems inevitable.

Three different approaches were considered for the short periodic test. The first is a simple, straightforward, quick test. A second approach uses a longer, more thorough (but slower) test and partitions it into a set of short segments that are executed one by one at consecutive test times. A third approach combines the first two method. Again a series of tests is employed, but now a common 'core' test is executed each time. This core attempts to verify enough operations so that the housekeeping and dispatch functions required to decide which segment is to execute next can be expected to function reliably.

The primary advantage of the single comprehensive test is its simplicity. No overhead is required to schedule test segments. The major disadvantage is that fault coverage may not be adequate for a test that would execute in the available time window. The single test would certainly be preferable if the coverage is adequate. Our research indicates that such a test is practical for the 8080 CPU. However, we found that the execution time required for even a short memory test was excessive for this application. Since our objective is to test the whole system, we were forced to reject the single pass approach.

Experience with the test routine showed that the additional fault coverage gained by approach three was not worth the additional execution time. Therefore, we adopted approach two and partitioned the self-test into disjoint segments.

2.3 Constraints Imposed on System Design

A major objective of the self-test project was to provide an add-on package with minimal impact on the system design. This section describes the interaction required with the application system.

In the hardware area, the system must react to the selftest busy signal by holding input data until the self-test is completed. The required display isolation buffers must be provided. Three output port numbers must be reserved for reporting the status and controlling the timers. About 1K bytes of ROM must be reserved for the self-test program.

In the software area, two vectored interrupts must be reserved for the self-test program. One is used to initiate the self-test execution and the other as an error exit. Sufficient additional stack depth must be provided to service the self-test program. The 8080 implementation requires 16 bytes of stack space to execute.

The application program must call the self-test initialization subroutine (INIT) whenever the system executes a cold start or system reset. See Section 2.6.1 for details. The programmer must also reserve 8 or 9 bytes of system RAM for the use of the self-test program.

In addition, the application program must operate with interrupts enabled most of the time. An extensive period with interrupts disabled would cause a hardware time-out. If the user has ROM to be included in the self-test, he must provide one checksum byte somewhere in every 128 byte block. See Section 2.6.4 for details.

2.4 Partitioning the System

Since we are doing functional testing, the most logical method to use in partitioning is based on function. In general, the CPU test, if possible, should be done in one segment.

Memory will generally require many segments. As many I/O

devices as possible should be included in the remaining segments. Each segment should be approximately the same length in execution time.

For the 8080 system, we were able to test the 8080 CPU and the 8255 I/O port in the first segment. The ROM test was partitioned into 128 byte segments and the RAM test into 32 byte segments. The 8251 test required two segments. Execution time of each segment was approximately 4 milliseconds. The 8251 test execution time is practically clock independent since it depends mostly on the baud rate.

2.5 General Statements about the Short Test Algorithms

The self-test algorithms are designed to provide systemwide functional GO/NO-GO tests; they do not provide diagnostic information about what fault occurred. As such, they employ the 'start big' approach; i.e., they jump right into testing various functional elements rather than slowly building up from a small core. The tests are systemwide in that failures cannot be isolated to a single device; for example, a ROM or RAM fault could well cause the CPU test to fail. The algorithms were developed to cover single functional faults, although most multiple faults will also be detected.

Since there is virtually no failure mode data for microprocessors and their support chips, we don't know what faults are most likely to occur and cannot concentrate on testing for specific faults. Therefore the basic goal of the

self-test is to exercise all functional elements and data paths of the microprocessor system (excluding user peripherals, but including their I/O ports). Of course, exercising a faulty element or function does not guarantee detecting the fault; therefore we have made use of fault simulation results to determine how effective the self-tests are. (See Section 3.)

2.5.1 The CPU

The most complex component to test is the CPU itself; in general it consists of an ALU (arithmetic & logic unit), a (user) register array, other assorted registers and latches (accumulator(s), instruction register, etc.), some flags, instruction decoding logic (probably an internal ROM), timing and control circuitry, and the data paths connecting these elements.

The self-test exercises all functions of the ALU, testing the ALU control logic. The full adders that perform addition and subtraction are exercised by applying all input combinations to each adder (i.e. each bit position); since a full adder is a 3-input device (2 source operands and a carry in), 8 input combinations per adder are required. This tests for all detectable stuck-at faults and some shorts/opens in the adders. Similarly, the logic that performs AND, OR, and XOR is exercised by applying all four possible input combinations to each bit position. (That is, each bit position of each logic function is tested with inputs of 00, 01, 10, and 11.) functions (such as rotates) are tested in a similar manner, by applying all input combinations to each bit position for thorough coverage. A decimal (BCD) adjust function, if present, should be tested for no adjustment, adjustment due to flags, and adjustment due to a digit greater than nine.

The register array contains RAM (register memory), register select logic and multiplexers, and possibly increment/decrement, rotate, clear, and/or complement logic. The RAM must be tested for stuck-ats and shorts between adjacent bits; just which bits are adjacent depends on the RAM layout (which, in general, Therefore the test requires loading (and verifying) unknown). at least three patterns into each register; the patterns apply both a 0 and a 1 to each bit position (stuck-at test), and the same and complement values to each pair of adjacent bits (test for shorts). These same patterns will also be used in testing the processor's other registers and latches and the data paths. This will be done by executing instructions that move the register data through the desired data paths to the other registers. When the internal layout of register memory and data paths is unknown (as usual), the most logical assumption is that logically adjacent bits are physically adjacent (this is certainly true for at least some of the registers, and/or data paths). Under this assumption, some suitable patterns are (in hexadecimal): 00, 55, & AA; 33, 66, & CC; D9, 6C, & 36. The patterns are distributed in the registers so that register select faults may also be detected, assuming either logical ORing or logical ANDing (as appropriate for the technology employed) of register contents for a multiple select Thus the tests employ different patterns in fault on reading. the different user registers so that R1 OR R2 (or R1 AND R2, as

appropriate) equals neither R1 nor R2. This allows both erroneous select and multiple select faults to be detected. A fault resulting in no register being selected will be easily detected when using these patterns. The contents of all user registers are verified near the end of the test, so that an erroneous write or multiple write fault can be detected.

Increment/decrement logic would probably be centralized in one unit within the register array (as in the 8080); however, the exact gate implementation is most likely unknown. reason, the self-test applies only a few basic test vectors, such as incrementing -1 (all ones) and decrementing zero, which tests carry/borrow propagation through every bit. Carry/borrows through no bits (incrementing an even number and decrementing an odd number) and through an intermediate number of bits are also tested. It should be noted that this logic may also be used to increment the program counter (PC) and/or stack pointer (SP) (as is the case for the 8080), which provides some additional increment testing. Other possible register functions, such as clear or complement, are most likely built into each register if they are present at all. These are easily tested, but testing and verifying each function of each register will be time consuming, so that a tradeoff may be necessary.

Any microprocessor will contain, in addition to the register array, some internal registers and latches and possibly special accumulator registers. These registers may be tested

for stuck-ats and shorts between adjacent bits by using the same patterns discussed above, assuming they can be loaded by software (either directly or indirectly). The instruction register (IR) is of interest in that it is loaded, data, but with instruction opcodes; this means that a fault will result in the execution of some erroneous instructions, possibly causing loss of program control. This cannot be avoided; however, as long as the GO signal is not generated, a hardware timeout will provide the needed NO-GO result, so that the fault will be detected. Accumulator registers are also of interest in that they inevitably have special functions, such as complement and/or increment. The self-test must exercise each function of each accumulator with sufficient patterns to ensure the detection of any (detectable) stuck bits. Two complementary patterns will suffice to test complement logic; but note that two successive complements (with no verification in between) results in a poor test, since the correct final result will be obtained if each complement does nothing at all. The program counter (PC) and address latches/buffers are of special interest as well, because, for meaningful results, only valid memory and I/O addresses can be applied. However, these registers/latches are used for all memory reads and writes, including instruction fetches, and sometimes for I/O, so that enough patterns will be applied during the course of the test to detect most stuck-Increment and decrement functions are tested as ats/shorts. described above.

The condition flags make up another CPU element to test. The self-test simply applies and verifies (by conditional jump, add with carry, ...) both one and zero (true and false) for each flag. Shorts between the flag flip flops are conceivable, but cannot be efficiently tested for without knowing the internal layout. The logic driving the flags is exercised throughout the test by numerous arithmetic and logical instructions; but obviously the test can only verify the flags at strategic points (optimally where another function is also verified) to minimize execution time.

The instruction decoding and machine cycle encoding unit of the CPU is the most difficult component to test. To simplify LSI implementation, the decoder most likely employs ROM, the exact nature of which is unknown. Thus a fault in the ROM could conceivably be manifested for only a single instruction. Also, note that faults in instruction decoding, like faults in the instruction register, may cause erratic behavior or even loss of program control (hopefully resulting in a hardware timeout). Since the self-test cannot execute and verify every instruction in the short time available, it simply covers as many classes of instructions and as many micro-operations as possible. example, only a few register to register moves are tested, instead of trying to move each register to each other register. All types of addressing and all types of parameters (registers, immediate data of all lengths, immediate addresses) are employed through the course of the test. However some instructions (such as halt) cannot be self-tested without special hardware. The most commonly used instructions (such as adds, compares, branches, etc.) are tested most thoroughly. Conditional transfers (jumps, calls, and returns), for example, are tested for both transfer and no-transfer; note that this overlaps with flag testing and almost everything else, since the conditional transfers are used for verifications of other functions. This overlap is typical of the 'start big' approach, several functions being tested together.

The self-test is designed to exercise all possible microoperations, thus testing some decoding and most of the machine cycle encoding. The micro-operations are determined from the processor's User's Manual based on the data paths, CPU elements, and functions employed by each instruction. All registers of the register array are considered equivalent since they use identical data paths external to the array (only register selection differs, and this was considered previously). registers (IR, accumulator, other are treated independently since their data paths differ. Conditional type instructions, which employ different micro-operations under different conditions, are considered to cover only those microoperations common to both conditions. This prevents the illusion of covering micro-ops that may in fact not be performed during instruction execution. Software has been developed to

determine the micro-operation coverage of a given test algorithm, and to find a minimal set of instructions that cover any set of micro-operations. Fault simulation will be required to determine actual fault coverage, since exercising a faulty micro-op does not guarantee detecting the fault.

Since the micro-operations are derived based in part on the data paths they use, exercising all micro-operations also serves to exercise all data paths. Most of the data paths are exercised with the register test patterns previously described, thus testing for stuck-ats and shorts between adjacent bits. As mentioned earlier, this is performed by executing instructions that move data from the registers over the desired data paths (thus providing more overlap). Some data paths, however, cannot be directly exercised with these patterns. For example, consider the data paths leading to the instruction register and those leading to an address buffer. For meaningful results, only valid opcodes and valid addresses, respectively, applied to these data paths. However, during the course of the test, enough opcodes will pass into the instruction register to effectively test for any stuck-ats/shorts in IR or its data Also, the RAM, ROM, and I/O tests will access all valid addresses so that most stuck-ats/shorts in the address circuitry can be detected. Thus although complete stuck-at/short coverage is not in general possible for all data paths, the self-test can still verify that valid data will not be distorted. happens to invalid addresses is not important anyway.

The final part of the CPU is its timing and control circuitry; this cannot be directly self-tested. However, by exercising all micro-operations, the self-test will also exercise much of this control circuitry. Further, the hardware timeout feature guards against some possible major control faults that are totally transparent to the software, such as generation of numerous unneeded hold or wait states. Also, interrupt control is verified since the test is initiated by interrupt. Still, some control signals cannot be self-tested without considerable extra hardware because of their nature (e.g., the HOLD/HOLD Acknowledge circuitry of the 8080 is used for DMA by external devices and thus is completely transparent to software). This is a limitation that cannot be avoided without the addition of considerable extra hardware.

2.5.2 ROM

ROMs are the easiest system component to test. A checksum is stored in the ROM itself to produce a known result when the contents of all (or a certain piece of) ROM are summed. Several different methods of forming this sum have been considered. The first uses a modulo 2 sum, in effect an exclusive OR; each column (bit position) is independent of the others (there are no carries). However, two faults in the same column would go undetected; hence this method was rejected. The second method uses a modulo 256 sum, namely the ADD instruction; carries out of the most significant bit (MSB, bit 7) are lost. But two

faults in the MSB column would again go undetected, so this method was enhanced to form the third approach: the carry out of the MSB (from the ADD) is added back to the least significant bit (LSB, bit 0) of the sum; thus nothing is lost. Now to escape detection, the two faults must not only be in the same column, but they must also be complementary. That is, one must be a 0 turned 1, and the other a 1 turned 0. But due to the physical nature of a ROM, PROM, or EPROM, this is extremely unlikely; faults will normally occur in only one direction. Thus 0's may turn to 1's or 1's to 0's, but not both. Under this assumption, the third test method will prove quite effective.

Another consideration for the ROM test is how many checksums to use. The test algorithm is passed the start address of the ROM to test to make it address independent, but this also allows the ROM to be tested in pieces of any size desired, so long as each piece contains a checksum byte (to give the required sum); the checksum may be anywhere in the block of ROM under test. The ROM test could thus be broken up into a series of tests, so that periodic tests can execute in the short time available.

The final consideration is what number to use as the final known result of the sum. A sum to -1 (FF hex) was considered until we noticed that a 'dead' ROM (permanently deselected) would pass the test. (Since the bus would float when the ROM

should be active, FF hex would be read as the contents of each byte, resulting in the net sum of FF hex.) A sum to zero was similarly rejected in favor of a sum to AA hex, since the latter is a 'checkerboard' pattern (10101010 binary).

The test algorithm thus tests the ability of the ROM to access each location which verifies the address decoders, select logic, output drivers, and the ROM contents.

2.5.3 RAM

Many techniques for RAM testing have been developed over the past decade, each with its own advantages and disadvantages. But all thorough RAM tests share a common drawback: they take forever. Faster, specialized tests could be developed were the internal cell layout of the RAM known, since then a cell's true neighbors would be known. This would permit minimal tests of the decoders (access each row and column of the RAM only once) and allow true nearest neighbor (disturb) tests. But cell layouts vary from manufacturer to manufacturer and are almost never made available to users.

The Moving Inversions (MOVI) test technique is one example of a thorough test, and it is much faster than Walking or Galloping tests (1,2). A memory location is first read to verify it contains the previous pattern; then the current pattern is written and immediately read back for verification (to try and detect write recovery faults). This continues until the memory is filled with the current pattern. The patterns

employed are (in hexadecimal): 00, 01, 03, 07, ..., 7F, FF, FE, FC, F8, ..., 80, and back to 00; thus one bit is inverted each time. MOVI sequences through the RAM first moving forward (up) and then backward (down). In addition, MOVI steps through memory using each address bit as the LSB; that is, MOVI first moves from location N to N+1 (N-1 on down cycle), then from N to N+2 (N-2) on the next pass, then N to N+4 (N-4), etc. Thus all fundamental address transitions are tested (i.e. a change by a power of two, both forwards and backwards); this provides some testing for cell, row, and column disturb faults (despite the unknown layout). In order to test all of these basic address transitions, the test program tests all of (contiguous) RAM at once (testing smaller pieces would not test all basic transitions). Refer to reference [1] for complete details on MOVI. Note that MOVI does not test refresh for dynamic RAMs.

MOVI is a fairly good test for address decoder switching speed, cell, row, and column disturb faults, data sensitivity, and write recovery faults [2]. It is a very good test of address uniqueness, and a good general test of both functional and dynamic behavior [1].

The MOVI test requires $12 \times B \times n \times N$ memory cycles, where B = number of bits per word, n = number of address bits, and N = 2**n = number of RAM locations. Naturally, a self-test program is much slower due to all the overhead it must perform. The MOVI test implemented for the 8080 requires about 20 seconds per

1K of RAM. Also, this test is, of necessity, destructive; that is, original RAM contents are lost. Thus MOVI is not at all suitable for a short, periodic test.

Therefore, two nondestructive tests were developed for the short periodic test, but they are, of necessity, not as Both algorithms make use of 'random' patterns, generated using a feedback shift register technique. employs an irreducible polynomial of degree 8 to generate a sequence of 255 test patterns. The programs generate the next pattern by shifting the current pattern left and exclusive-ORing bits 2, 3, and 4 with the carry out from the MSB (bit 7). carry out is also shifted into the LSB of the new pattern. Starting with 55 hex, the sequence is: 55, AA, 49, 92, 39, 72, E4, etc. Thus the desired 'randomness' is achieved. All 8-bit patterns except 00 will be generated before the sequence repeats. Note that test algorithms using this technique require one byte of RAM in which to store the current pattern. these random patterns change from test run to test run, numerous different patterns will be applied (over time), which provides some likelihood of detecting pattern sensitive faults. algorithms are passed the start location of the RAM to test, so that RAM may be tested in segments.

The first algorithm tests RAM one location at a time, thus not testing address decoding (uniqueness) at all. It works as follows:

- (1) Read & save a RAM byte
- (2) Write/verify complement of original contents
- (3) Write/verlfy 'random' pattern
- (4) Write/verify complement of 'random' pattern
- (5) Restore/verify original contents

The second algorithm tests groups of two successive RAM locations, thus providing a minimal test for address uniqueness. It works as follows, where M and M+1 are the two locations under test:

- (1) Read & save both M & M+1
- (2) Write 'random' pattern to M+1; verify both M & M+1
- (3) Write complement of 'random' pattern to M;
 verify both M & M+1
- (4) Restore & verify both M & M+1

Location M+1 then becomes the next M, and the test continues.

Both algorithms immediately follow each memory write with a read from the same location in an effort to detect write recovery faults. However, the algorithms test primarily for data errors in a RAM cell and the ability to read and write, with at best minimal testing of other RAM faults (such as cell, row, and column disturb faults, address uniqueness, and address decoder switching speed). Note that although the sequence of

'random' patterns does not include zero, a zero pattern will eventually be written since the complement of the 'random' pattern is also used.

2.5.4 I/O Porcs

As mentioned in Section 2.1, self-testing I/O ports requires external wraparound hardware. Consider a serial I/O port chip (such as an 8251); three tri-state buffers can provide Two are normally enabled to allow passage of user I/O data; the third, normally disabled, connects the serial output to the serial input. Then in test mode the first two buffers are disabled (tri-stated), isolating the user's external serial device, and the third buffer is enabled for wraparound. Thus serial data output will be received by the same chip's simultaneously exercising both transmit and serial input, receive logic if the serial chip is full duplex. Parallel I/O chips are tested similarly, using a single I/O chip if it has multiple I/O ports (as does the 8255) or using one output chip and one input chip if not (thus testing both at once).

Serial I/O chips (UARTS/USARTS) and some parallel I/O chips handshake with the CPU by means of status bits. In general, the processor must wait for proper status before performing input or output. This means that a fault in the I/O chip could leave the CPU in an infinite wait; this, however, will result in a hardware timeout so that the NO-GO test result will still be generated.

Some of the more recent LSI I/O chips (like the 8251 & 8255) are software programmable and can function in more than one operational mode. Unfortunately, the chip's current mode cannot, in general, be read back from the chip. This presents a severe problem to the self-test program. If it is to be nondestructive (as the periodic test must be), the chip's current mode must be restored before returning control to the application program. But, since the current mode cannot be read from hardware, the applications program would have to be constrained to store current mode data in RAM accessible to the self-test routine. Since most applications never change the mode of the I/O port, the best solution seems to be testing the chips thoroughly (in more than one mode) only after system RESET (or upon user request), and performing configuration dependent nondestructive tests periodically.

The serial port test algorithm consists of three parts: a transmit/receive test; a break send/receive test; and an overrun error detection test. Tests for framing or parity errors would require external hardware, and are therefore not performed. The transmit/receive test simply outputs test patterns and verifies that the same pattern is received (via the wraparound) with no errors. (Note that this also serves to test the wraparound.) The patterns used are (hexadecimal) 00, 55, and AA -- the same patterns that were used in the CPU register test. This tests

for stuck-ats or shorts between adjacent bits in the parallel data paths leading to the I/O port and in the chip's data registers, as well as testing the serial send/receive circuitry and portions of the status logic. The break test works in a similar fashion: a send break command is issued and then the CPU waits for the break detect (received) status bit to come active. In the overrun error test, the CPU outputs one character and waits until the UART has received it; without reading this character, the CPU outputs a second character and waits for it to be transmitted and received. Then the processor verifies that the overrun error status bit is set and that the second character can be read correctly (the first Thus most of the status and I/O circuitry has been is lost). tested. A more thorough destructive test would repeat the test for different baud rates, character lengths, and/or other programmable features.

A parallel I/O port test is much more chip dependent; simple I/O can be tested by applying the same patterns used in CPU register testing (00, 55, & AA hex will do). This tests the data paths, data registers (if any), output drivers, wraparound data paths, and input circuitry for stuck-at's or shorts between adjacent bits. (Note that strobe driven input may require some special hardware to generate the strobe signal.) Special functions (like the 8255's Port C single bit set/reset function)

are then tested for correct functional operation, provided they do not alter the chip's current operating mode (so that the test remains nondestructive).

2.6 Implementation of the Algorithm for the 8080 System

The preceding section considered test algorithms for microprocessor systems in general. That methodology has been applied to a system consisting of an 8080 CPU, RAM, ROM, 8251 serial I/O port, and 8255 parallel I/O port. This section of the report will discuss the self-tests developed for this 8080 system. It should be noted that the 8228 (system controller) and 8224 (clock generator) are considered part of the CPU element, along with the 8080 itself. This is reasonable since these chips are usually located on the same printed circuit board as the CPU.

2.6.1 Preliminary Considerations

This program is written in such a way as to be applicable to as wide a variety of user environments as possible. Also, the user responsibilities are reduced to a minimum. However, it is never possible to be completely transparent. The program must know certain parameters about the actual system. The user must provide these constants as shown in the configuration dependent assembly language equate statements on page A.1.

The first item that must be specified is the starting address of a 1.25K (1280) brite segment of ROM to be used for the self-test program. This is specified by defining the system parameter START as shown on page A.1.

Other items to be specified include the address ranges of RAM and ROM, the memory mapped addresses of the 8255 and 8251 data ports and the three memory mapped I/O addresses necessary to configure the wraparound logic and the self-test timers. (See Appendix A, page A.l.)

Also, 8 contiguous bytes of system RAM must be reserved for use by the self-test program. The user must specify the address of the first of these eight bytes by defining the value of TSTAD (page A.1).

The ROM and RAM test segment sizes may be changed by altering the ROMSS and RAMSS parameters. This segment size must always divide the ROM or RAM into an integral number of segments, and hence should usually be a power of 2. Note that changing the ROM segment size (ROMSS) will change the number of checksums required for the self-test program listed in Appendix Increasing ROMSS results in fewer checksums, while decreasing ROMSS increases the number of checksums and may require adding JMP's around the checksum byte (if the checksum must be placed within a block of program code). increasing a segment size increases the time per test pass, while decreasing either segment size makes for faster test passes.

In addition, any user ROM to be included in the self-test must include a checksum byte somewhere within each 128 byte

block. The checksum is chosen so that the modulo 256 sum (with end around carry) of all 128 bytes in the block is AA(Hex). A jump around this checksum may also be needed, so that 4 bytes out of each 128 bytes of user ROM must be dedicated to the self-test function. Only one byte is required if there is an unconditional branch in the block, since the checksum may then be placed immediately after this transfer. The 128 byte block size was chosen so that each ROM test segment will execute in approximately the same amount of time as the CPU/8255 test segment. The block size is small because the CPU self-test was made as short as possible.

The initialization routine is shown on page A.23. This routine (INIT) must be called by the applications program when processing a reset. This routine initializes all of the self-test variables in the self-test portion of RAM and intializes the programmable timers.

The entry point (START) must be reached from one of the 8 vectored interrupt locations selected by the system designer. All registers and flags from the main program are saved on the main program stack. The entry routine also initializes the timeout counter and reads the address of the next scheduled test segment from TSTAD. At the end of each routine, TSTAD is loaded with the address of the next segment to follow. Successive interrupts will then execute successive test segments. Variable

values that need to be retained are stored in the 8 reserved RAM locations.

2.6.2 Reporting Status

If the self-test discovers an error, the ERR routine (shown on page A.2) is executed. In our implementation, the LED that normally remains on is turned OFF to indicate an error condition. The processor is then halted. This routine was placed at the beginning of the self-test program to increase the probability of the HLT being executed when the CPU is bad. Three successive HLT statements take care of possible byte skew due to software failure.

If the current test segment executes properly, the GOEXIT routine is executed. This routine initializes the main interrupt counter to the desired interval and restarts the timeout counter to insure the next interrupt is processed. If the self-test program did not execute properly in the allotted time, then the timeout counter would turn off the error LED. This would fail only if the GOEXIT routine were accidentally executed properly by a faulty processor. To minimize this probability three HLT instructions precede this routine. Also, the software error routine immediately precedes this routine. We therefore minimize the probability of a faulty GO signal as much as possible.

2.6.3 The CPU Test

The 8080 CPJ test is shown in A.4--A.11. The 8080 CPU self-test exercises all ALU functions, which overlaps with exercising all possible micro-operations. These ALU functions ADD and SUBtract both with and without carry/borrow (and for carry/borrow of both 0 and 1); XOR, OR, AND; rotates left and right both through the carry flag (RAL, RAR) and without the carry (RLC, RRC); decimal adjust (DAA); and no-operation (after INR/DCR). Since arithmetic is very common, the full adders used for addition and subtraction are tested with all input combinations for each adder (8 combinations for each of the 8 adders) during the course of the test. Note that the compare instructions are subtracts as far as the ALU is concerned. self-contained subtest applies all input combinations to each of the ALU's XOR, OR, and AND logic function gates (4 combinations for each of the 8 gates for each function). (Users not concerned with the logic functions could omit this subtest.) The ALU's rotates are tested for functionality by performing each of the four different rotates once; this seems like a minimal test, but since the exact implementation of these functions is unknown, what is optimal? Also, the rotates are not one of the most commonly used ALU functions, so a longer test seems unjustified. The (BCD) decimal adjust function is tested for four cases: no-adjustment, adjustment due to the

carry flag CY=1, adjustment due to the auxiliary carry flag AC=1, and, finally, for adjustment due to a digit greater than nine. This test also verifies that the AC flag can be both one and zero (providing overlap with flag testing).

The 8080 register array consists of the user registers B&C, D&E, and H&L, plus the stack pointer SP, program counter PC, the W&Z internal registers, a 16-bit increment/decrement circuit, and a 16-bit address latch (plus multiplexers and demultiplexers for register select). Registers B,C,D,E,H,L, and SP are tested with the patterns described in Section 2.7 of this report. is important to note that the 8080 XCHG instruction (exchange D&E with H&L) operates by switching the internal addressing of the DE and HL register pairs, and does not actually move any data at all [3]. Thus to test these registers' RAM cells, one must be wary of XCHG's, or the test coverage will not be what it The register test patterns used for SP (hex AAAA, 5555, and 0000/FFFF) are also (while testing SP) applied to the array's address latch and inc/decrement circuit. This should detect any stuck bits or shorts between adjacent bits in these elements. The address buffer (which drives the address bus from the address latch), however, cannot be tested with these patterns, since (for meaningful results) only valid memory (and I/O) addresses can be applied (without adding more test hardware). The same restriction applies to the program counter

PC. In addition, the W&Z internal registers are not tested with these patterns either, despite the fact that they can be loaded via XTHL (exchange top of stack with H&L). This is because W&Z are used for all branching (jumps, calls, returns, and RSTs) except PCHL, which is unconditional. Thus though a stuckat/short in W&Z could be detected, the conditional branch that must be used for verification would probably jump to the wrong address. (Also, the test would require a fair amount of time as XTHL is the slowest 8080 instruction.) Note that W&Z are implicitly tested to some extent since the test includes an XTHL and numerous branches; PC is similarly tested as it steps through the self-test programs.

The increment/decrement circuit is tested for worst case transitions (decrementing 0 and incrementing -1), for carry/borrow to/from the high order register of the pair, and for no carry/borrow propagation. Also, some additional testing is performed while testing stack operations and by the incrementing of PC after each fetch. Finally, register select logic is tested by using different and logically distinct patterns in the various user registers, as explained in Section 2.3.

The 8080 also contains several other 8-bit registers: the accumulator A, accumulator latch ACT, a TMP register, instruction register IR, and a data buffer/latch (driving the

data bus). The first three, A, ACT, and TMP, are used for almost all ALU operations and are tested (for stuck-ats and shorts between adjacent bits) with the register test patterns (described in Section 2.3) during the course of various arithmetic instructions (overlapped with ALU testing). Sufficient opcodes are applied to IR to verify that it too is free of stuck-ats and shorts between bits. The data bus buffer/latch is also tested for these faults by the opcodes and data bytes read from memory (latch) and by the patterns output by the CPU for testing memory and stack writes (buffer). 8228 bidirectional data paths are also tested by these data The 8-bit increment/decrement function is tested in transfers. the same manner as the 16-bit inc/decrement circuit, with worst case transitions (incrementing -1 and decrementing 0) various others. Finally, the accumulator's complement function is also tested for any stuck-ats or shorts (between (CMA) adjacent bits) while generating patterns for other uses (overlap).

The flags (CY, AC, even Parity, Sign, & Zero) are tested by verifying each as true (1) and false (0). This is simultaneous with the testing of conditional jumps: JZ, JNZ, JM, JP, JC, and JNC are all verified for both branch and no-branch. The remaining two, JPE and JPO, are tested for no-branch only since the Parity flag is not commonly used and the time seemed better

spent elsewhere. The AC flag is tested while testing the decimal adjust function (DAA). The CY and Z flags are considered most important and as such are tested most thoroughly. CY is the easiest to test, since it is used by adds with carry, subtracts with borrow, certain rotates, and decimal adjust. Some additional testing of all flags occurs while testing the PUSH/POP PSW instructions.

The 8080 instruction decoding, implemented by ROM, tested by exercising all possible classes of instructions and all possible micro-operations. Also, the test includes instructions with zero, one, and two bytes of immediate data, and instructions with an immediate address (such as LDA). Likewise, all forms of addressing, direct, register, register indirect, and immediate, are exercised. Despite the fact that a decoder ROM fault may show up for only a single instruction, the self-test does not dry to execute all instructions. Rather the test exercises classes of instructions, where, for example, ADD r, ADD M, and ADI xxx form a class, DCx rp form another, XCHG is a class of its own. All classes of instructions are exercised except for DI, HLT, IN, and OUT (since extra hardware would be required to test these), and conditional calls/returns. IN and OUT would be tested in I/O port tests and/or status reporting if memory mapped I/O is not employed. containing conditional calls and returns has been implemented,

with all but the parity conditions tested for both call (return) and no-call (no-return). However, the extra time required is considerable (about 300 clock cycles) so that user priority will determine whether or not to use this version of the self-test. More importantly, the self-test exercises all micro-operations except those covered only by DI, HLT, IN, and OUT; this exercises most of the decoding and control logic of the CPU. Refer to Appendix G for a list of the 8080 micro-operations.

The data paths connecting the various elements of the CPU are tested (for stuck-ats/shorts) "in the process of testing the elements themselves. Also, as was mentioned in Section 2.2, the micro-operations were developed with the data paths in mind; so all data paths are exercised to some degree. The weakest point is the path to the address buffer which, as stated before, is restricted to valid memory and I/O addresses (for meaningful results).

Tests were combined where possible. For example, on page A.4, the portion of the test between OKO and OKI executes the DCX, ADD, and ACI to set the carry and zero flags and EVEN parity. The JNZ, JNC, JPO instructions verify the correct operation of instructions, flags, and conditional jumps. Note that the JZ to OKI is followed by a JMP error in case the JZ fails. The RST ERX is yet another branching mechanism that may work if the JMP fails. Finally, the HLT should hang up the

program if no transfer at all is executed. The RST ERX transfers control to one of 8 vectors in low memory, where a copy of the ERR routine is located.

Similarly, segments from OK1 to OK5 verify other combinations of operations. The segment OK5 verifies DAA, DAD, INX, and other register and ALU operations. As a final check, the contents of all registers are verified by adding them together modulo 256 with end around carri and checoing for the expected sum. This tests for multiple register selects.

The other instruction tests are documented in appendix A, pages A.2 to A.10.

2.6.4 ROM Test Program

A ROM test using checksums formed by modulo 256 addition with carries added back to the LSB (as described in Section 2.5.2) has been implemented for the 8080 processor. The algorithm is passed the start address of the block of ROM to test and forms a sum of AA hex for a GO pass. The test routine object code occupies only 64 bytes of memory and runs in about 45 N clock cycles, where N is the number of bytes of ROM to test. Thus 128 bytes of ROM can be tested in a single pass of just under 3 milliseconds (with a 2 MHz clock). See page A.16.

A sample program, written in Microsoft BASIC, for calculating the checksum needed for each ROM segment is listed in Appendix H. The program requests the segment size and

desired final sum for flexibility; these should be 128 and 170 decimal (AA Hex), respectively, to match the self-test program listed in Appendix A. The CHKSUM program accepts an INTEL ASCII format object file as input. This object file should have a zero byte where each checksum byte will be placed; the zeroes must then be changed to the appropriate checksums, and the file reassembled prior to burning the ROM.

2.6.5 RAM Test Program

A MOVI RAM test and both quick, nondestructive RAM tests described in Section 2.5.3 have been coded for the 8080. thorough MOVI (Appendix F) test requires almost 20 seconds per 1K of RAM (for a 2 MHz clock) and, as stated earlier, tests all of contiguous RAM at once. The first quick test, which tests RAM location by location (A.17), requires about 150N clock cycles to test N locations, or about 75 milliseconds per 1K. The 32 byte segment used in the program (A.17) requires 2.3 milliseconds to execute. The second quick test, which tests two successive RAM bytes at a time, requires about 235N clock cycles for N locations, or about 120 milliseconds for 1K. these tests are passed the start address of the RAM segment to be tested to allow segment testing. Each of the nondestructive test routines requires less than 100 bytes of object code, while MOVI requires about 200 bytes. The first nondestructive test is included in the self-test program listed in Appendix A; it was chosen for its high speed.

2.6.6 I/O Ports Test Program

The 8080 has two software programmable I/O port chips: the 8251 USART for serial I/O, and the 8255 for parallel I/O. Nondestructive tests have been coded for both chips using memory mapped I/O so that the same test routine may be used to test several different 8251's (or several 8255's). However, the

routines may be easily converted to discrete I/O (using IN and OUT).

The asynchronous mode of the 8251 is tested and has been modelled for simulation. As described in Section 2.5.4, the test consists of an I/O test, a break send/detect test, and an overrun error detect test. Unfortunately, not all versions of the 8251 have the break detect capability [4,5]; the break is transmitted and wrapped around to the serial input, but a framing error is detected instead of the break. For these chips the break test has become a break send/framing error detect The 8251 test routine requires about 128 bytes of object code; its execution time depends upon the character length and baud rate selected. With one stop bit, 8 bit characters, no parity, and at 9600 baud, the 8251 test requires just under 8 Therefore, it was divided into two parts milliseconds. requiring about 4 ms each. (See p A.19)

An 8255 test has been coded to test Mode 0 operation (basic I/O with no strobes/handshaking) (See page A.11). Although the 8255 remains in Mode 0 throughout, it changes the port configurations (i.e., changes which ports are inputs and which are outputs). However, the test restores the 8255 to its original configuration, which must be known in advance. Before the test commences, all wraparound and isolation buffers are tri-stated (isolating the external device); then a pattern is

written to each port. This is a no-op if the port is defined as an input, while if it is an output, the pattern is latched and can be read back by reading that port. Each port is then read back; if it was an input, FF hex (all ones) is read (since the lines driving the inputs are tri-stated). If the port was an output, the pattern is read back; note that if neither value is read back, there is a fault and a NO-GO result is generated.

The first part of the test routine tests the 8255's three I/O ports (A, B & C) and the data paths involved for stuck bits or shorts between bits as well as testing the 8255's basic functionality. The test defines one port as output and the other two as input, and then outputs test patterns and verifies that they have been read back correctly through the two input ports. Each port has a turn as output port, as shown below:

Output port	Input ports	Patterns used (hex)
A	В, С	55, AA, 00
В	A, C	CC, 66, 33
С	A, B	D9, 6C, 36

The second part of the test checks the Port C single bit set/reset function. Each bit is set (verified) and reset; the test then verifies that setting a set bit and resetting a zero bit have no effect. The patterns in Port C are read back for verification through Port B. The total test routine requires approximately 300 bytes of object code and takes between 1700

and 1800 clock cycles to execute (0.85 to 0.90 milliseconds for a 2 MHz clock), depending upon the original configuration. Therefore, this test was combined with the CPU test to make a 2 ms segment.

self-test methodology has been described for microprocessor systems in general and specific algorithms for an 8080 system have been discussed. The methodology has been developed under the constraints of minimum additional hardware, minimum impact on system users, and has been tailored to quick, periodic, transparent tests. Some elements/functions are untestable under these constraints (as was Halt), or can be given only a partial test (as for RAM). The test procedures proposed follow the 'start-big' approach and so attempt to overlap testing one element/function with testing others. Overlap is quite important under the above constraints in order to maximize fault coverage while minimizing testing time. Unfortunately, this overlap makes automatic generation of tests most difficult, but research toward this end is desirable.

2.7 Organization of Self-Test Segments

The overall system self-test is organized as a sequence of short periodic test segments. With a 2 MHz processor clock and fast memory that does not require WAIT states, the execution time of each segment is as follows:

where m = (ROM memory size in bytes)/128 n = (RAM memory size in bytes)/32

Segment (1) Tests CPU and 8255 (2 ms)

```
Segment (2) Tests first 128 bytes of ROM (3 ms) Segment (3) Tests next 128 bytes of ROM (3ms)
```

```
Segment (m+1) Tests last 128 bytes of ROM (3ms)
Segment (m+2) Tests first 32 bytes of RAM (2.5ms)
Segment (m+3) Tests next 32 bytes of RAM (2.5ms)
```

```
Segment (m+n+1) Tests last 32 bytes of RAM (2.5ms)
Segment (m+n+2) Tests 8251 (4ms at 9600 baud)
Segment (m+n+3) Tests 8251 (4ms at 9600 baud)
```

The total test time is 3m+2.5n+10 milliseconds. For example, for a system with 16K of RAM and 2K of ROM, the total test time would be 1338 ms. The CPU test uses only 2ms of the total time. The 8251 uses 4 ms, the ROM requires 48 ms and the RAM requires the rest (1280 ms). The test is executed in m+n+3 = 531 sequential segments.

2.8 Hardcore Assumptions

The self-test, as mentioned previously, cannot test all CPU elements/functions completely without special extra hardware. Those elements not tested are: the HLT instruction; the DI (disable interrupts) instruction; the IN and OUT instructions (since memory mapped I/O is employed); conditional calls and returns (an enhanced CPU test verifying these calls/returns has been coded, but was not simulated); the program counter (PC) and address buffer (since only valid addresses may be used for meaningful results); and the WZ register pair. Faults in the

latter three elements may be detected by a hardware timeout should the program lose control due to faulty addresses. Finally, the 8080's timing and control circuitry cannot be self-tested directly (without special hardware).

3. FAULT SIMULATION

One of the difficulties in developing self-tests for LSI systems is trying to rate the effectiveness of the software. When one reads articles on self test development for LSI systems, the authors are usually mute on this point or make vague statements such as "the test routines were shown to be effective." The reason for this is that, presently, the only known way of testing the effectiveness of self-test software is to conduct "fault injection experiments." One can either run these experiments with a real hardware system or through simulation. Using a hardware system is not feasible because obtaining LSI devices with known internal defects is much more difficult than obtaining good devices. Simulation does provide an answer, but there are problems here also. LSI devices contain thousands of gates, thus using traditional gate level simulation techniques can present great difficulties. biggest problem is that accurate gate level models of LSI devices are usually known only by the manufacturer and in most cases they are unwilling to divulge this information. Secondly, even given a gate level model of an LSI system, the simulations require too much host CPU time, i.e. money, when validating self-test software. The only solution to this problem is to develop a simulation model at a higher level. During the past several years at VPI, we've developed an approach to higher level simulation known as chip level simulation. In chip level simulation, the internal microperations of a device and the timing characteristics of the signals at its interface pins are simulated. This is done without modeling the detailed internal gate structure of the chip.

The simulation language that we employ is called GSP (General Simulation Program). It was developed under previous U. S. Navy research contracts. It has been used on this contract and we are also using it to do fault modeling for the NASA-Langley Research Center.

We have found GSP to be a very effective tool for the fault modeling required by this contract. As will be detailed, using GSP, we were successful in modeling the microprocessor system and conducting the required fault injection experiments.

3.1. A Description of the General Simulation Program (GSP)

The General Simulation Program (GSP) is a general purpose simulation program designed specifically to simulate LSI devices at the chip level, i.e. internal device micro-operations and detailed interface signal timing are simulated. The program is written in FORTRAN to insure portability. Presently the system runs in either a batch (MVS) or interactive (CMS) mode on an IBM 3032 Processor. An optimizing compiler (G1-HX(2)) is used to speed up the simulation.

When utilizing the GSP system one goes through the following three phases:

Phase 1 - Chip Description. The user models the device at the chip level (an example of this is given below) and codes its description using the GSP assembly language. This code description is then processed by the GSP assembler to produce an integer microcode file which can be used in any subsequent simulation requiring that device.

Phase 2 - Interconnect Description. The user edits an interconnect description file which is used to link the microcode descriptions of the individual modules into a total system microcode description. This description can be used for all subsequent simulations of the particular system.

Phase 3 - Simulation. External system inputs are specified and simulation is begun and repeated as necessary.

The precess of modeling and coding a "sample" module is illustrated in Figures 3.1 through 3.4.


The sample module is an 8 bit register with buffered outputs. Data is clocked into the register on the fall of the strobe (STB). The ouput buffers are enabled (EN = 1) when the input select function (DS1 DS2) is true.


The first step in the modeling process is to examine the chip description and timing specifications to identify module events. As shown in Figure 3.1, the sample module has a 55 NS

delay (t_{SD}) from the fall of the strobe until data appears on the ouputs (assuming the buffers are enabled). Also, there is a 45 NS delay (t_{ED}) specified from the presence of the enabling input logic condition (DS1 DS2) until ouput data appears.

If the buffer delay is 10 NS, then three delay events can be identified: (1) negative strobe transition to register self call (45NS), (2) positive enable transition to enable self call (35NS), and (3) self calls to data output. The term "self calls" refers to the fact that after the module routine identifies either of the two external events (1) or (2), it causes an event to be placed in the time queue which will call the module routine in a specified number of nanoseconds. Once called, the routine will schedule the register content to appear in the outputs after 10 NS, provided that the buffers are enabled.

Figure 3.2 illustrates the second step in the modeling process: generation of the module flow chart. We have found this step in the modeling process to be very important in assuring an accurate model. A good deal of time can be fruitfully spent in this phase before proceeding to the coding phase.





Events:

- 1. Neg strobe transition register self call (45 ns)
- 2. Pos enable transition enable self call (35 ns)
- 3. Self calls to output (10 ns)

Figure 3.1 Sample Module Specifications

For the example under discussion, the flowchart illustrates the logical structure of the model. After the enable (EN) signal is computed, a check is made to see if either the enable or the strobe events have occurred. Note that the events are detected by comparing the present value of a signal with the value of the signal that was stored the previous time the module was called (e.g. STB vs STBO). If either of the events has occurred, an appropriate self call is scheduled. Also, the value of the data or signal involved is "carried along" with the self call event for later storage.


The next section of the flow chart checks for either an enable self call (ENSC) or a data register self call (DRSC). If DRSC = 1, the data register is _pdated using the previous value of the data input value that was "carried along" with the data register self call. Next, the value of the delayed enable (END) is checked. If END = 1, the data outputs are scheduled to take on the value of the data register in 10 NS. If END = 0, the data outputs will be forced to the all ones configuration simulating the high impedance state. The final activity in the flowchart is the updating of the "old values" of EN (ENO) and STB (STBO). After this, the module procedure is exited.

The final step is the coding of the module description using the GSP assembly language. This is illustrated in Figure 3.3.

Note that the description contains a declaration section and a section containing module micro-operations. The declaration section specifies registers (REG), pin connections (PIN) and events (EVW). Module micro-operations are specified using a rather normal looking assembly language except for instructions like: MOV(W10) D, DO. This instruction causes the contents of the D register to be moved to the ouput in 10 nanosJc.

Figure 3.4 shows the form of the integer microcode file for the sample module.

This section of the report has given only a cursory introduction to the General Simulation Program (GSP). For more information the reader is referred to reference 6.



DECLARATION SECTION:

REG(8) D ;SAMPLE MODULE, 8 BIT CLOCKED REGISTER REG(1) TEMP1,EN,ENO,STBO ;TRI STATE OUTPUT WITH ENABLE CONTROL PIN DI(1,8),D0(9,16),DS1(17),NDS2(18),STB(19) ;PIN SPECIFICATIONS PIN DID(20,27),END(28),EX(61),ENSC(62),DRSC(63);PSEUDO PINS EVW(500) W10(10),W35(35),W45(45)

MODULE MICROPERATIONS:

```
MOV NDS2, TEMP1
                                                      COMPUTE EN=DS1.NDS2'
           COM TEMP1
           AND DSI TEMPI EN
          XOR EN, ENO, TEMP1
BEQ TEMP1, STBC
                                                      ; CHANGE IN OUTPUT ENABLE?
MOV(W35) #1, ENSC ; SCHEDULE ENABLE SELF CALL IN 35NS MOV(W35) EN, END ; CARRY ALONG CURRENT ENABLE VALUE STBC: MOV STB, TEMP1 ; COMPUTE STB'. STBO COM TEMP!
           AND TEMPI, STBO, TEMPI
           BEQ TEMP1,FLGCK
MOV(W45) #1,DRSC
MOV(W45) DI,DID
                                                     NEG STROBE TRANSITION?
SCHEDULE REG SELF CALL IN 45NS
CARRY ALONG THE CURRENT INPUT VALUE
FLGCK: OR ENSC, DRSC, TEMP1
BEQ TEMP1, UPDATE
MOV #0, ENSC
BEQ DRSC, OUT
MOV #U, DRSC
MOV DID, D
                                                     ;EITHER SELF CALL FLAG SET?
;RESET FLAG
;CHECK FOR REGISTER SELF CALL
;RESET FLAG
;UPDATE D REGISTER
;CHECK OUTPUT ENABLE
;DO=D IN IONS
          BEQ END, HIZ
MOV(WIO) D, DO
OUT:
           BRU UPDATÉ
HIZ: MOV(W10) #225,DO
UPDATE: MOV EN,ENO
MOV STB, STBO
MOV #0,EX
                                                      ;DO=ALL 1'S IN 10NS
;UPDATE VARIABLES
                                                      EXIT MODULE
           END
```

FIGURE 3.3 MODULE DESCRIPTION

3.4	
Figure	

Module Microcode File

ACCIONAL CONTROL CONTR 196 16777411 30 k 1 8 1 k 1 9 k 1 8 k 16777413 16777714 16777714 en Ge 01-01-C) 00mm4 (C) (C) -4 4000 0 0404 0 0404 0 0404 0 0404 0 0000 をとなっていると こうこうこうこうこうここ ちらららうこうこうこうこうこうこうこうこうこうこうこう

3.2. The Simulation Model for 8080 System

The system that was modeled consisted of the same chips that are in the hardware system: (1) 8080 microprocessor (2) 8228 System Controller and Bus Driver (3) Semiconductor Random Access Memory (RAM) Read Only Memory (ROM) (4) (5) 8251 Programmable Communication Interface (UART) 8255 and (6) Programmable Peripheral Interface (Parallel Port). system also contains an 8224 clock chip, however for simulation purposes this was considered to be part of the microprocessor. In addition to the above six models, the gating used to perform address selection was grouped together to form a Select Module. Finally the bus interconnect between the chips was also modeled as a module. Figure 3.5 below shows a diagram of the system model.

As pointed out in section 2, the system test scheme employs wrap around from I/O outputs to I/O inputs. It was not necessary to model this wrap around as separate modules in that we were able to use our regular method of interconnect specification.

3.3. The Modeling Process

The development of the simulation model for a computer system consists of steps which are analogous to hardware development. Models for the individual chips are first developed and checked out. This model development consists of

four steps: (1) examination of the manufacturer's specifications (2) development of a model flow chart (3) coding of the model (4) assembling the model code to produce a "micro code" file. This process was illustrated in section 3.1 for a sample module.

The development of the models for the test system followed the same four steps. Model development and model checkout for LSI chips is a sophisticated process, requiring that the modeler have a thorough understanding of the chip logic. We estimate that approximately 7 man months of effort were expended in model development. We do not discuss each model in detail in this report. However, in appendix B the model flow charts for the test system are given. Appendix C gives the assembly language description for each module. At the present time, a separate document discussing modeling techniques is in the writing process. We will forward this to RADC when completed.




Figure 3.5
System Simulation Model

3.4. Development of the System Model

Once the individual models have been coded and checked out, they are merged to form a system microcode file. Figure 3.6 illustrates the process. It assumes that individual microcode files have been prepared. These files are then merged to form the LINK file. The LINK file holds the microcode for the entire system. In addition it also is used to maintain the state of all system signals initially and as simulation progresses. The merging of module descriptions to form the LINK file is performed automatically upon command.

Another file, the DATA file, contains necessary information on: (1) module interconnection (2) initial signal values (3) module input marking (4) input vector specification. The DATA file for the test system is given in Appendix D. Details of how to prepare the data file are given in reference 6.

Once the LINK file and the DATA file are in place the simulation can begin. As simulation progresses, the state of the system is maintained in the LINK file. Specified system outputs are routed to an output file for storage. The simulation output can also be simultaneously routed to the user's terminal and/or printer. The above discussion implies operation in an interactive computing system; however the simulator can be run in the batch mode as well. In fact, most of our longer simulation runs were made this way.

DUTPUT SIMULATOR GSP OUTPUT 뛾 SIMULATOR STRUCTURE MERGED MICROCODE & STATE VECTORS LAK FIE Figure 3.6 NTERCONNECTIONS MITIALIZATION IMPUTS MODULE #2 MODULE #N MODULE #1 DATA FE MICROCODE FIES

3.5. Fault Injection Experiments

The purpose of constructing the simulation model was to conduct "fault injection experiments" in order to assess the effectiveness of the test software. The first step in the process is the injection of the fault into the module microcode. This is done by assessing the effect the fault has on the module response and then incorporating this effect into the model. This incorporation is accomplished by: (1) deleting module code or (2) modifying module code or (3) adding additional module code or (4) some combination of (1), (2) and (3).

This contract was the first time we had ever done this on a large scale. Our approach to doing this was therefore "ad hoc", but we will study the overall results and attempt to derive general principles for fault insertion.

A full list of the faults injected for each chip are given in appendix E. However, they can loosely be divided into three categories:

- (1) Incorrect microperations Examples: "Incorrect
 operation of carry flag for subtract instruction" (CPU),
 "multiple register select on read, selecting C also selects L"
 (CPU), "Bit set/reset command clears Port C output completely"
 (8255).
 - (2) stuck at faults

Examples: "Data bus line 2 from the 8228 stuck at zero", address line ADO stuck open (ROM)", and "status register stuck at all zeros" (8251).

(3) timing faults.

Examples: "Write pulse must be 500NS to write correctly instead of the specified 250 NS (8251)" or "Hold times for address and data had to be too large--300NS from the end of the write pulse" (8255).

A basic question that sight be asked is how were the faults chosen. With the very high reliability of LSI devices [7], the most likely faults will be interconnect faults, e.g. cold solder joints and printed circuit board defects. Therefore, in our simulation of faults, a high priority was given to interface defects: 43 per cent of the faults injected were interface faults.

In selecting interior chip faults to simulate, the ideal approach would be to first compile a list of the most likely faults from literature data and information obtained directly from the manufacturer. The faults to inject could then be selected from this list. In the case of memory devices, failure modes are well documented [2] so that we were able to do this. For the other chips in the system, i.e. the 8080 processor and it's support chips, no such data is available. We contacted people involved in fault simulation at INTEL and their reply was

that they knew of no fault history for their chips. In light of this situation, we decided that the next best approach was to have the simulation modeler of each chip select the faults, e.g. the person who developed the model for the 8251 would compile a fault list for that chip. Also, to as great a degree as possible, the selector of the faults should not be aware of the characteristics of the test programs. We followed these guidelines as closely as possible given the limited number of people working on the project at one time (4-5) and believe we were able to select an unbiased set of faults to test the self test software.

In conducting the actual injection experiments we wanted to insure that the necessary fault information was collected. To insure this, a standard Fault Injection Experiment Record form was used for each experiment. Figure 3.7 gives an example of this. The Fault Description, as its name implies, describes the physical fault that is inserted, in this example: "data line DØ to 8251 shorted to ground." The System Configuration category lists the module files that were used for the run. The Initial Conditions and Input categories are self explanatory. This information is stored in a DATA file so the name of that file is specified here. The test routine that was being executed is recorded in the "Program Executed" category. A description of how the fault manifested itself is given in the Fault Syndrome category. Finally space is given for additional comments.

We did not include the Fault Experiment Record for each experiment in the report. (They are on file in the Department of Electrical Engineering at VPI&SU.) Instead we prepared for this report, as appendix E, a Fault Experiments Summary. summary has an entry for each experiment. The entry contains a "description of the fault" and the test results. Test results are classified as detected, program control lost, detected. Under our system test concept, a fault can be detected in two ways: (1) the test routine detects the fault or (2) the test routine hangs up in an infinite loop due to lack of response from some section of the hardware. In this second case, a "watch dog timer" would time out indicating a system failure. Loss of program control means that the processor receives faulty instruction data from the ROM and therefore is no longer executing the test routine. It is highly probable, we believe, that a time out will occur in these cases also, but we list them separately since the probability of detection is not unity.

Fault Injection Experiment Record

Date: 8-25-1

Fault Description: Interconnect Fault #8251IB, Data line DØ to 8251

shorted to ground

System Configuration: SYS51

RAM32RB

A8255V6

B8228

A8080N

CSL

BUS

TEST8251 (ROM)

A8251V5

Initial Conditions

Input

Program Executed

A8251IB DATA A1

TEST8251 SOR Al

Fault Syndrome: Mode word and command word to 8251 were modified to 4C and 14 respectively instead of 4D and 15.

Test incomplete. Processor hangs up. Hardware timer should detect the fault.

Comments:

Figure 3.7

3.6 Analysis of Fault Coverage

Table 3.7 below gives a numerical summary of the results of the fault injection experiments.

System Component	DET.	PCL	NOT DET.	Totals
CPU	33	2	1	36
8228	4		2	6
BUS		3		3
ROM	1	3	1	5
RAM	2	2	3	7
8255	31		7	38
8251	21		2	23
Totals	92	10	16	118
Percent	78	8	14	100

Table 3.7

The data shows that of the 118 faults injected, 92, or 78 percent would definitely be detected, 102, or 86 percent would probably be detected, while 16, or 14 percent, would definitely go undetected. The table also shows, in particular, sensitivity that the system has to faults in the data path involving the ROM, BUS and 8228. Of the total of 15 faults injected in these three modules, only 3 (20 percent) definitely detected, 8 (53 percent) are probably detected, while 4 (27 percent) went definitely undetected. This is because these faults effect the instructions that the processor reads and thus would alter the program flow. The coverage of internal CPU faults, on the other hand, was excellent, with 92% definitely detected and 97% probably detected. This compares well with the data given in reference 8.

4. SELF-TEST HARDWARE EXPERIMENTATION AND DOCUMENTATION

The hardware added to the microprocessor system for self-testing was kept to a minimum. The hardware consists of three basic parts: wraparound, isolation, and control logic for self-testing I/O ports; timers and control for initiating the self-tests; and a display for reporting the test results. In addition, some system ROM (1.5K) is required to store the self-test routines and 8 bytes of system RAM must be dedicated to the self-test. Figure 4.1 shows a block diagram of a self-testing 8080 system.

4.1 Experimental Verification of Self-Test System

The self-test described in Appendix A has been successfully verified on the self-test board. A "user" program was run in the foreground to ensure that the self-testing did not interfere with user programs. The program read characters from the console terminal (through the 8251), echoed them, and printed back the whole line of text when a carriage return was typed. It had no problems executing—even through the 8251 tests—despite the fact that self-test passes were made very 75 ms instead of about once a second as would probably be the case in practice.

4.2 Status Display

The self-test displays system status on two LEDs and, optionally, on a 7-segment display. The first LED represents





Figure 4.1: Functional Block Diagram of Self-Test System * indicates logic added for self-testing.

NOT ERROR, it is normally on to indicate NO-ERROR and is extinguished to indicate ERROR. The second LED is a "heartbeat" indicator. It is toggled on and off by successive test passes (or by every nth test pass if n passes are made per second) so that the LED blinks on and off about once per second. provides a visual indication that the system is successfully self-testing at (about) the proper rate. Note that should either LED burn out an error condition results. The LEDs do, of course, require monitoring. Figure 4.2, shows the LEDs and some of the driving circuitry. The 74373 8-bit latch is used as a memory mapped output port (at address ADDR1); a one or zero (alternately) is written to control bit BO at the end of each successful test pass (or each n passes) to make the "heartbeat" blink. The ERROR signal driving the ERROR LED is generated by logic to be described in the next section of the report.

The 7-segment display, also shown in Figure 2, can be included to allow some fault location; that is, different codes are written to the display by different tests (CPU, 8255, ROM, RAM, 8251) so that a fault may be isolated to a specific element or card. Since our self-test was not designed for fault diagnosis, many faults in one module are detected by the self-test routine for a different module. For example, a memory fault could cause the CPU memory read/write test to fail, indicating a bad CPU when really the memory is at fault. The






Figure 4.2: Test Status Displays.

display was included on the self-test prototype board mostly as a development aid, but can be incorporated into the system self-test if desired.

Of the three displays, the "heart-beat" provides the best indication that the system is up and running correctly because it must blink on and off (at approximately the right rate). However, certain failures in the self-test hardware could cause loss of the "heartbeat" while the ERROR LED would stay lit (indicating NO ERROR). The two indicators provide a measure of redundancy that allows detection of errors in the self-test hardware itself.

4.3 <u>Timers: Interrupt and Timeout</u>

Figure 4.3 shows the counters and control logic needed to generate the periodic self-test interrupt calls and the hardware timeout. Note that an 8253 Programmable Interval Timer provides the two counters (with one spare); the counters are software controlled. This has the advantage of allowing different test cycle times for different passes of the self-test (an 8251 test pass, for example, requires more time than a ROM test pass). The disadvantage is that the system must function correctly to initialize the counters; failure to do so, however, will be indicated by the loss of the "heartbeat". Both timers (0 & 1) are configured in Mode 0 so that the outputs, initially zero, will change to one and stay there upon the terminal count;




Figure 4.3: Interrupt & Timeout Control Logic.

counting will then be suspended until a new start value is loaded.

Timer 0 is responsible for generating the interrupt request while Timer 1 provides the hardware timeout feature. loads Timer 0 with the count value for the desired time between self-test passes, To, and loads Timer 1 with a slightly larger value, $T_1 = T_0 + \delta$. The counters are started simultaneously by writing ones to control bits CO and Cl of the CNTL latch (at memory mapped address ADDR3), thus enabling the Gate inputs on the 8253. When Timer 0 reaches T_0 , OUT 0 rises from zero to one, clocking a one (CO) through F/F #1 to generate the interrupt request; Timer 1 will still be counting. If the selftest has not begun within time δ after T_0 , Timer 1 will time out and generate the ERROR condition (latched by F/F \ddag 2). Time δ is the maximum time needed for the 8080 to process the interrupt, save user registers, and stop Timer 1. Thus Timer l's first function is to ensure that the self-test is initiated within the allotted time.

Upon interrupt acknowledge, F/F #1 is cleared and an RST instruction is gated onto the Data Bus by the 74244. (The 74244 may be omitted if RST7 is used for the self-test, since that opcode is FF Hex.) The self-test has now been successfully initiated and zeroes are written to CNTL bits CO and Cl, disabling the timers. Timer 1 is now loaded with a new count

value corresponding to the length of the test to be performed on this pass (test times vary depending on what is being tested). A one is then written to CNTL bit Cl to start this timer. Upon successful completion of the test pass, Timer l is stopped (by writing a zero to CNTL bit Cl), Timers 0 and l are reloaded with T_0 and T_1 , respectively, and the timers are started (by writing ones to C0 and Cl) to await the next test pass. If, for any reason, the self-test does not finish within the allotted time interval, Timer l will time out and generate the ERROR signal. Thus Timer l's second function is to ensure the self-test pass reaches a timely completion (or an error is generated).

During all previous write operations to the CNTL latch (actually writes to address ADDR3), bit C2 was a logic one. If the self-test detects a fault, a zero is written to C2, presetting F/F #2 to generate the ERROR signal; the processor then halts (since successful return of control to the user program is not guaranteed). Thus ERROR may be generated by either a hardware timeout (Timer 1) or by software. The ERROR signal turns off the ERROR LED and is available to the user for any other desired action. Note that upon power-up the ERROR signal may be true (indicating ERROR) for a short while before the software initializes the 8253 and CNTL latch. A one-shot could be used to eliminate this possibility, if necessary.

The hardware shown in Figure 4.3 allows complete software control of the self-testing and hardware timeout. This allows a user program to suspend self-testing during a time-critical operation. The user program simply writes zeroes to CNTL bits CO and C1 (and a one to C2) to suspend testing, and then writes ones to CO, C1, and C2 to resume self-testing. Note that the "heartbeat" LED will be affected by a long suspension, so that suspensions for over 100 ms or so are not recommended. Note also that if the user program fails to resume self-testing, then the "heartbeat" will stop altogether, indicating a fault.

The "heartbeat" also minimizes the effect of a fault in the hardware of Figure 4.3 or in the software control. If tests are not successfully completed at (about) the proper rate, the "heartbeat" will indicate a fault even if the ERROR LED is still lit.

4.4 Hardware Required to Self-Test I/O Ports

Figures 4.4a and 4.4b illustrate the logic needed for self-testing parallel and serial I/O for an 8080 system. The 8255 parallel I/O port is especially easy to test in Mode 0 since each of the three ports can be configured as either input or output; this allows data output to one port to be input through another port of the same chip. Similarly, the 8251 (being a full duplex USART) has both serial input and serial output so that another UART is not required to self-test it.




figure 4.4: Self-Testing I/O

As shown in Figure 4.4a, the self-test logic for the 8255 consists of three (8-bit) isolation buffers (I1-I3), bidirectional (8-bit) wraparound buffers, and another control latch, memory mapped at address ADDR4. Buffers Il, I2, and I3 isolate the 8255 from its peripheral devices during self-testing Figure 4.5 shows the three implementations for an isolation buffer. In Figure 4.5a, the 8255 port is configured as an output port; the 74373 (octal Dtype latch) outputs follow the inputs (from the 8255 port) during normal operation. During testing, the TESTING signal goes low and the 74373 latches its current ouputs; thus the user signals are preserved during the test and the peripheral device never sees the test patterns. The 8255 output value is restored upon successful completion of the test, and TESTING is set high once again for normal operation. The TESTING signal is supplied by the CNTL latch bit X4 as shown in Figure 4.4.

In Figure 4.5b, the 8255 port is configured as an input port; now the 74373 outputs feed the peripheral data into the 8255 during normal operation. During testing, the TESTING signal goes high, tri-stating the 74373 outputs. Thus the peripheral input data is prevented from conflicting with test patterns. Figure 4.5c shows a special case; here the 8255 port is sometimes used as an input port and sometimes as an output port. The Y signal is controlled by the user (through a latch-




Figure 4.6: Testing Parallel Isolation Buffer.

like CNTL) to define the direction of data flow. This case is merely a combination of the first two cases. During testing, the lefthand 74373 latches its data (in case the port is an output, Y = 1) while the righthand 74373 is tri-stated (in case the port is an input, Y = 0).

The wraparound buffers, Wl and W2, are 74245's, octal bus transceivers with tri-state outputs. During normal operation, their EN inputs (XO and X2) are high, and both directions have outputs tri-stated. During testing, CNTL bits XO and X2 are set at zero and bits Xl and X3 are used to define the direction of data flow. Thus each 8255 port can be tested as both an input port and output port.

The serial I/O self-test logic, as shown in Figure 4.4b, requires two tri-state buffers to isolate the serial peripheral device and one more tri-state buffer to provide wraparound (requiring one 74125). Only one control bit (X5) is required to define either normal operation or self-test mode (wraparound). During testing, the serial input is connected to the serial output so that the 8251 receives what it transmits; the peripheral device is isolated by the tri-stated buffers. During normal operation, the wraparound buffer is tri-stated and the other two buffers enabled for normal serial I/O.

One important consideration here is the effect of a fault in the isolation/ wraparound hardware. A fault in a wraparound

buffer would be detected by the I/O port's self-test. However, a fault in an isolation buffer would not be detected. The isolation can be tested, but an additional input port is required and, more importantly, the testing must be done while writing to or reading from the peripheral device. This requires knowledge of the peripheral device. Figure 4.6 shows an example of testing parallel I/O isolation buffers. If the isolation buffers passes data out to the peripheral, data must be written to the 8255, input through the extra port (ADDR5), and compared. If the isolation buffer passes data in from the peripheral, data must be read through both the 8255 and the extra port, and compared. Thus data from both sides of the isolation buffers is compared. For serial I/O, an extra UART would replace the extra 74373 parallel input port. Again, since the peripheral will either receive or provide the test data, this testing must be part of the applications program.

5. CONCLUSIONS

The main conclusions that can be drawn from this report are:

(1) It is possible to develop efficient self-test routines for detecting faults in the processor, memory, and support chip areas of a microprocessor system. These routines comprise the essential element of a total self-test strategy for microprocessor systems. We found that the CPU and parallel I/O port tests required the least amount of execution time, in fact both of these tests are made in a single test pass in 2 ms, while RAM memory testing required by far the most time, approx. 80 ms for 1K. ROM testing also required a fair amount of time, approx. 24 ms for 1K. These figures are for a 2MHz clock rate. Serial I/O testing depends almost entirely upon the baud rate employed as opposed to the other tests which depend on the processor clock rate.

Fault injection experiments indicate that the fault coverage of the self-test strategy is approximately 80%. Failures detected by self-test mechanisms include not only those detected by the self-test routines directly, but also those uncovered by "watch dog" timer mechanisms. This second category of faults is characteristic of situations in which the system becomes totally unresponsive and when the self-test hardware is itself faulty.

(2) A chip level simulation model is an effective tool for evaluating self-test software. This model was used to construct fault injection experiments in order to assess the effectiveness of the self-test software. The results of these simulation experiments were used to calculate the 80% fault coverage figure mentioned above.

The fact that the model was constructed and was used to evaluate self-test software constitutes an important contribution to the state of the art in system validation. To date, accurate modeling and simulation of LSI devices has been prohibitively expensive in many validation situations. The work carried out in this contract has demonstrated the effectiveness of the GSP simulation language in solving this problem.

(3) An effective self-testing system requires only a small amount of self-test hardware. An actual 8080 hardware system was constructed and put into full working order. All self-test routines were run on this system to verify that: (a) the self-test routines will actually run on real equipment (b) the self-test routines, when finished with their execution, leave the system in a state compatible with an operational program (c) that the small amount of self-test hardware that was added, functioned as expected. Our laboratory system operation verified that all three of these requirements were satisfied.

In summary, then, we feel that we have met the three goals of the research contract. In doing so, we have developed an approach to the self-test of microprocessor systems which has been demonstrated as being effective. In addition we have accumulated a large base of concepts and ideas for further important research in the areas of system self-test and system modeling and simulation. We will present some of these ideas in the next section.

6. RECOMMENDATIONS FOR FURTHER RESEARCH

As was emphasized in the conclusion section, a large body of important knowledge has been accumulated in completing Air Force Contract F30602-80-C-0200. In light of this we make the following recommendations for further research:

Future Study

- (1) Develop additional self-test library programs that provide greater fault coverage. The logical next step would be to develop a self-test that achieved coverage as close to 100% as possible without imposing any time constraints. This would provide an indication of the time required for such a test. This report describes such a test for RAM memory that requries approximately 20 seconds to test 1K of memory. It would be useful to know the time and the amount of added hardware required to achieve maximum coverage for the CPU as well. Next it would be useful to develop a set of programs with intermediate execution times and fault coverage. The system designer could then select the self-test that best suits his needs. The tradeoffs would be execution time and added hardware cost for additional fault coverage.
- (2) Extension of the self-test techniques to other microprocessor technologies. The self-techniques that were developed were applied to an 8080 system. An important extension of this work could be made in two areas. First, self-

test techniques could be developed for microprocessor systems which possess a higher level of integration. A first step here might be the 8085 system which combines the functions of the 8080 processor and the 8228 and 8224 support chips into one The 8085 has essentially the same instruction set as the 8080, so that this effort would constitute a rather straight forward extension of the present research results. Next, selftest techniques could be developed for a full microcomputer on a chip, such as the Motorola 6802. These chips extend the level of integration present in the 8085 by having both RAM and ROM memory in the chip. The obvious cost and reliability advantage of such chips will dictate their use in avionics systems and it is important that self-test techniques be developed for these The second possible area of extension, could chip types also. be to 16-bit microprocessors such as the 8086, MC68000, and the The greater computational power and accuracy of these chips will no doubt result in their extensive use in avionics designs and self-test techniques should be developed for them.

- (3) Abstract the features of the various library programs, possibly using a branch of formal mathematics, that would allow the tradeoff to be defined in general terms applicable to variety of microprocessor systems.
- (4) Development of simulation models for other microprocessor technologies. This effort would support the work

AD-A118 826 UMCLASSIFIED	VIRGINI MICROPH JUN 82	ECHNIC SELF- MSTRON	GRAY	TE UNIV E SELF- RADC-TR	1621 -	JK AN 8	ETC 080-BA 2-80-C	5FDF	2 TC (11)
2 or 3									
		·					5.1	\$_154	
		N							

- in (2) by allowing fault simulations to be done for these other microprocessor technologies as well.
- (5) Development of systematic approaches to modeling of both good and faulty LSI devices. We now have in place, a complete, chip level model of a microprocessor system. Such a resource offers great opportunity for exploring various approaches to the modeling of good and faulty LSI devices. Information gained in such a study, plus that gained in the current contract F30602-80-C-0200 should allow us to develop systematic approaches to this modeling.

References

- [1] Jonge, J. Henk and A. J. Smulders, "Moving Inversions
 Test Pattern is Thorough, Yet Speedy," IEEE Tutorial: LSI
 Testing, IEEE Computer Society, Long Beach, CA 1978.
- [2] Fee, Warren G., "Memory Testing," <u>IEEE Tutorial</u>: <u>LSI</u>
 Testing, IEEE Computer Society, Long Beach, CA 1978.
- [3] Product Evaluation Group \RADC/RBRM] and Howard Dicken, MC8080A Microprocessor and Related Peripheral Devices--Product Evaluations, RADC, Griffiss AFB, NY 1978.
- [4] Intel Corporation, MCS-80 User's Manual, 1977.
- [5] Kane, Jerry with Adam Osborne, An Introduction to Microcomputers, Volume 3: Some Real Support Devices, Osborne & Associates, Inc., Berkeley, CA 1978.
- [6] Devlin, Donald E., "A Chip Level, Multimodule Logic Simulator," <u>Masters Thesis</u>, <u>EE Department VPI&SU</u>, May, 1981.

- [7] Queyssac, D., "Projecting VLSI's Impact on Microprocessors," IEEE Spectrum, Vol. 16, No. 5, 1979, pp 38-41.
- [8] Baruso, S. J., McGough J. J., and Sworn, F. "Latent Fault Modeling and Measurement Methodology for Application to Digital Flight Controls," Proceedings of the Advanced Flight Control Symposium USAF Academy, Colorado Springs, Colorado, Aug. 5-7, 1981.

Appendix A

Self Test Program Listings

	*****	799999	******		建建设建设设施设施设施设施设施设施设施设施设施设施设施设施设施设施设施设施设施
	:::	ļ	PADC	HICROPROC	** RADC MICROPROCESSOR SELF-TEST PROJECT **
900		START	EQU	0A00H	**************************************
	•4 •4 •4	'TINI'	IS DEFI	NED BY IT	"INIT" IS DEFINED BY ITS POSITION IN THE FILE; CHECK THE SYMBOL TABLE AFTER COMPILATION FOR ITS VALUE.
9000	••	ERX	EQU	•	;RST NUMBER FOR ERROR EXIT (RST 6)
	*****	CONFIGURATION	RATION	DEPENDENT	. SYMBOLS DEFINED:
0F00 0018	••	RAMBEG RAMTOP	25	0F00H 18H	START ADDRESS OF RAM SHUS ONE! SHIGH BYTE OF RAM END ADDR PLUS ONE!
0400 000F	••	ROMBEC	55 55 55	0A00H 0FH	START ADDRESS OF ROM SHOR PLUS ONE!
3030	••	PRT55 PRT51	25	3C3CH 3C2CH	; MEMORY MAPPED ADDR. OF 8255 ; MEMORY MAPPED ADDR. OF 8251
3C28 3C30 3C36	••	CMTL1 CMTL2 CMTR	EGU	3C28H 3C30H 3C30H	CONTROL FOR 8251 WRAPAROUND & BAUD RATES :8255 WRAPAROUND & 8253 TIMER/TIMEOUT CONTROL :6253 TIMER YOUNTER 0
	*****	STORAGE	LOCATIONS:	ONS:	
1750 1762 1704	,	TSTAD RBEG RANDOM	E 65	1700H TSTAD+2 RBEG+2	;2 BYTES FOR TEST ROUTINE ADDRESS ;2 BYTES FOR RAM/ROM TEST START ADDR ;1 BYTE FOR RAM TEST 'RANDOM' PATTERN
1705 1706 1707	•	RAM2 RAM3	55 E	RANDOM+1 RAM1+1 RAM2+1	1 ;3 BYTES FOR MEMORY WRITE TESTING ; (IN CPU TEST)
17BE	•••	BAUDS	EQU	178EH	;1 BYTE FOR BAUD RATE/8251 WRAPAROUND CNTL
			BAUDS INIT; BIT 0	MUST BE 1 B1TS 1-3 1S 1 FOR	BAUDS MUST BE INITIALIZED BY THE USER BEFORE CALLING INIT; BITS 1-3 & 5-7 ARE USER CONTROLLED BAUD RATE BITS; BIT 0 IS 1 FOR WRAPAROUND; BIT 4 IS THE HEARTBEAT.
	•••	ROM AND	RAM TE	**************************************	**************************************
0000	•	ROMSS RAMSS	200	1280 320	TEST ROM IN 128 BYTE SEGMENTS AND RAM IN 32 BYTE SEGMENTS
	•				

3

		*****	********	********	*************	· 中国中国的企业中央中国中国中国中国中国中国中国中国中国中国中国中国中国中国中国中国中国中国中
		::			SELF-TEST	**
		::		PROGRAM:	SELFTEST	VERSION: 2.5 **
		::			DAVID HAISLETT	DATE: 8/28/81 **
				OLTO LOCAL	M. SFRIES STYLE	ELF-TEST. PERFORMS **
				CPU & 8255	TEST THEN ROM S	CPU & 8251 TEST, THEN ROW TO IN 126 BYTE SEGMENTS, **
				IN 2 PARTS	THEN REPEATS.	**
)********	**********	*************	在本地的中央中央市场中央市场中央市场中央市场市场市场市场市场市场市场市场市场市场市场市场
0000		, ca, •	ORG	START		
			**************************************	POINT FROM	estecttotototototototototototototototototo	** ** ** ** ** ** ** ** ** **
			*******	1++++++++	************	e. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2
0400	E881	STA:	HSD4	8 8 0 3 8 0 3	SAVE USERS F	SAVE USERS FLAGS AND REGISTERS
	រ	••				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
9404 9406	3£70 323 8 3C	•	STA	A, 70 CMTR+3	70H ; SET COUNTER : LOAD LSB T	SET COUNTER 1 TO MODE U, *CLOAD LSB THEN MSB **THESE LOADED IN APPROPRIATE TEST ROUTINE)
8409 8400	2A0017 E9		35 35	TSTAD	GE ADDR OF	NEXT TEST OF SERIES
			***************************************	*********	**************	
		:::		F)	: FAULT DETECTED	** FRR: FAULT DETECTED ** **
0A00 0A05 0A12 0A13	3£f0 32303C 76 76	i R.	SIZ FET FET	A, OF	OFOH ; FAULTY SYSTEM, TURN ; AND HALT PROCESSING	; FAULTY SYSTEM, TURN ERR-BAR LED OFF ; AND HALT PROCESSING
		50.00.00				

		EXIT	EXIT POINT AFTER A 'GO' PASS
	GOX17: MVI STA STA MVI	A, 30H CNTR+3 70H	; SET COUNTER 0 TO MODE 0, ; AND LOAD LSB THEN MSB ; SET COUNTER 1 TO MODE 0, LOAD LSB, MSB
A1C 32383C A1F 21383C A22 3600 A24 3648	¥	CM IK+3 H, CNTR M, 900H	R ; POINT HL TO COUNTER O ; LSB (OF WAIT TIME BETWEEN TEST CYCLES) : MSB
	L MACE		
0A2E EE10 0A30 32283C 0A33 328E17 0A36 3EF7 0A38 52303C	XRI STA STA MV: STA	10H CNTL1 BAUDS A, 0F7H CNTL2	SO TOGGLE WRITE IT SAVE NEW BA START COUNT
	RSEXIT: POP	ΞO	RESTORE USER REGISTERS AND FLAGS
OANG CATE CO	EE EE	78. 78.	;RE-EMABLE INTERRUPTS ;RETURN TO USER
	*************	***********	
0041 00	8	H000	CHECKSUM FOR ROM SEGMENT 1

			****	3 6 0	***************************************
		::	7	VERSION: 2.6.3	DATE: 7/26/81
			2 %	ESCRIPTION: THIS ELF-TEST PLUS THE	DESCRIPTION: THIS IS VERSION 2 OF THE QUICK CPU ** SELF-TEST PLUS THE MARITE, PSM, & LOGIC TESTS. **
0442 0447 0447 0446 0466	3E9F 21393C 21393C 3679 3679 3E76 32303C	CPUTS:	<u> </u>	A, 9FH PRT55+1 H, CMTR+1 M, 89D M, 0 A, 0F6H	PUTS: WV! A, 9FH ;DISPLAY A'1' ON THE 7 SEGNENT DISPLAY STA PRT55+1 LX! H, CNTR+1; POINT TO TIMEOUT COUNTER (CNTR 1) WV! M, 0 ; LOAD LSB OF TEST TIME (IN CLOCK CYCLES) WV! M, 0 ; START TIMEOUT COUNTER & STA CNTL2 ; EMABLE THE TIMEOUT
9856 8656 8656 8656 8656 8656 8656 8656	3AB908 0633 0633 1155CC 2ABB08 EB 448 C3650A	••		1MPAT B,33H D, OCC55H ALMLD C, E	; A<-C2H ; B<-33H ; D, E <- CC55H ; P<-66A, L<-AAH ; C<-66AAH, HL<-CC55 ; C<-AAH ; TEST UNCOND. JMP
200 665 200 66	77 76 18 82 620 620 620 620 620 620 620 620	, ; ; , ;	HET AND AND ALT	ERX D D D D D D D D D D D D D D D D D D D	; DE<-66A9H ; A<-28H, CY<-1 ; A<-00H
	CA7A0A C3000A F7	••	JZ J	ERR OK1 ERR ERR	
0474 0476 0470 0470 0481	25 25 90 72000A CA000A C28C0A	 	SER SER	H B B ERR CK2A	; A<-CCH ; A<-33H ; B<-34H ; A<-FFH, CY<-1
0467	C30DOA	••	SEP.	ERR	

;A<-54H ;L<-54H ;TEST CMP INSTR.	;866 ;A00;CV0 ;C0 ;STGCK6600 ;HLCC55 ;HL6600;STACKCC55 ;A66;CY WAS 0) ;A60;CY0 ;A00;CY0		CHECKSUM FOR ROM SEGMENT 2	; BC<-65FF ; A<-65 ; A<-66 ; BC<-CC55 ; A<-CC ; VERLEY B=CC	•	; A<-77 ; A<-55 ; CY<-1 ; A<-FF; CY<-1 ; VERLEY
ER ER EX	B C C B E E B C C C B C C C C C C C C C	ERK ERX	00H	0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	ERX	00 00 00 00
OKZA: SBB OKZA: SBB OKZA: JN OCN OCN JNZ	ANA	JMP ERR RST ERX HLT	DB 00H	OK2B: Sub Sub CAP CAP CAP	ANP RST HLT	OK3: SUB CHC CHC CHC
75 76 76 76 76 76 76 76 76 76 76 76 76 76		C3000A F7 76	8	08 90 60 60 60 60 60 60 60 60 60 60 60 60 60	C3000A 76	91 A1 35 99 DACADA
20000000000000000000000000000000000000	00000000000000000000000000000000000000	OAAA OAAB	0 AA C	0440 0445 0481 0481 0483 0483	0489 0480	048F 04C1 04C1

; A<-56 ; A<-A9 ; A<-00; CY<-0 ; A<-66 ; A<-66 ; A<-FF ; VERIFY	A<-00 CHECK S FLAG RESET AND Z FLAG SET E<-00 E<-f7 A<-61 A<-66 A-66 A-66 A-66 A-66 A-66 A-66 A-66	HL<-09FF HL<-CDFF HL<-CDFF HL<-CE00 JO-CCH NTENTS AC-05; CYC-1 AC-05; CYC-1
co ∢ ca	∢	HLA HLA HLA HLA HLA HLA HLA HLA HLA HLA
ERR P, A, P, OO, OO, OO, O	ERR ERR OSH ERR	ALL RE
H RSG XXXX H LTTTP SUBSTANTIANT	HET THE BOOK OF THE STATE OF TH	SE S
оки:	oks:	*A *A *A
C3000A F7 76 AB 25 27 C2000A 16 07 17 82 FADEOA	C30D0A F77 76 76 76 76 76 76 76 76 76 76 76 76 7	19 19 19 19 19 19 19 19 19 19 19 19 19 1
SECTION OF	OAES OAES OAES OAES OAES OAES	0458 0456 0456 0456 0460 0460 0460 0460 0460

XRI 20H ; VERIFY RIGHT CONTENTS JAZ ERR ; POINT DE TO MEM. LOC LLAX D ; READ CONTENTS TO A: A<-74 XCHG M ; READ CONTENTS TO A: A<-74 XCHG M ; VERIFY SAME ACCESS; CY<-0 JNZ ERR ; A<-E8 SBI OEBH ; NOW VERIFY RIGHT CONTENTS JNZ ERR ; CY SHOULD BE ZERO NOW CALL SPIEST ; GO TEST SP; SET CY BEFORE RETURN JNC ERR ; VERIFY CALL WORKED ADI 37H ; A<-37 XA<-37 XA<-6; CY<-0 SBI GEH ; VERIFY JNZ ERR ; VERIFY	DCGH ; A<-86 0CGH ; A<-86 ; FLAGS AC, CV, S<-1; P, Z<-0 ; WRITE A & FLAGS TO STACK ; REVERSE ALL FLAGS & CLEAR A: ; A<-00; AC, CY, S<-0; P, Z<-1 ; RESTORE A & FLAGS ; VERIFY FLAGS RESTORED ; VERIFY AC=1; A<-FAH ; IS IT? ; YES, O.K.	######################################
ADDR1	0С6H	### ESTS TH AT'S AN COMBIL
ERR ERR ERR ERR ERR ERR SPIEST ERR 6EH	PSW V1.1: A, A, A A A A A A A A A A A A A A A A A	DB 00H COLOGIC VI. 1: TESTS ALL GATE INPUT COLOGIC: MVI A, 0
LXI LDAX LCC LCA LCC LCA LCC LCC LCC LCC LCC LCC	PSW ADI ADI CRC LAC LAC CPI CPI CPI	DB ALU FO
		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
EEED C2000A 111BA0B 11A EB E C2000A DEEB C2000A DAODOA C08E0B D2000A C637 C637 C637 C2000A	3EC6 C6CE F5 AF AF AF AF AF CADDA CADDA CADDA CADDA F27 F7 F7 F7 F7 CABOB CABOB CABOB CABOB	9E00
0000 0000 0000 00011 000112 000113 0000113 00000000	082E 0832 0832 0833 0834 0838 0838 0838 0838 0838 0842	084 4

A ; AND B OFFH ; PUT ALL 1'S IN C	;APPLY 00 TO XOR GATES: A=00 STILL ;APPLY 00 TO OR GATES: A=00 ;APPLY 00 TO AND GATES: A=00 ;VERIFY	; VERIFY 01 TO AND GATES: A=00 STILL ; VERIFY	;APPLY 01 TO OR GATES: A<-FF ;APPLY 11 TO XOR GATES: A<-00 ;VERIFY	; APPLY 01 TO XOR'S: A<-FF ; APPLY 11 TO AND'S: A=FF ; APPLY 10 TO OR'S: A=FF ; VERIFY	; APPLY 11 TO OR'S: A=FF ; APPLY 10 TO XOR'S: A=FF ; VERIFY	;APPLY 10 TO AND'S: A<-00 ;VERIFY	eeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee	33H OFFH - PATT1 OC1H OAA55H	PATTI ; PUT TEST PATTERN IN A RAM1 ; POINT HL TO A RAM BYTE RAM2 ; AND DE TO NEXT BYTE RAM3 ; AND BC TO A 3RD BYTE ; WRITE A TO RAM3	; AND COMPLEMENT PATTERN TO RAM2 ; WRITE ANOTHER PATTERN TO RAM1 ; READ PATTI BACK FROM RAM3 ; VERIFY ; READBACK PATTI-BAR FROM RAM2 ; VERIFY
ຜິບໍ	ERR ERR	C ERR	C C ERR	ပပ္က လူ နို	0 80 0 E E E E E E E E E E E E E E E E E	B ERR	V1.3:		≼်≍်ဝဲက်က	M, M, BB CERR CAMZ NPAT1
¥04 ¥07	XRA ORA JNZ	ANA	ORA JNZ	XRA ORA JNZ JNZ	ORA XRA JNZ	ANA JNZ	******** MWR!TE	PATT1 NPAT1 PATT2 PAT16	₹ZZZ Ş	MATA LDA LDA LDA LDA LDA LDA LDA LDA LDA LD
47 0EFF	AF 87 A7 C20D0A	A1 C2000A	81 A9 C20D0A	A9 A1 B0 B9 C2000A	81 A8 B9 C20D0A	A0 C20D0A	****	••	3E33 210517 110617 010717	27 27 36C1 0A 0A 0C20D0A 3A0617 FECC C20D0A
0840 084E	0850 0851 0852 0853	0856 0857	085A 085B 085C	085F 0860 0861 0862 0863	0866 0867 0868 0869	0980		0033 000C 00C1 AA55	0870 0872 0875 0878 0878	087E 087E 0880 0881 0883 0886 0886

AT THIS POINT STAX B & STAX D ARE VERIFIED	A, PATT2 C, M C ERR		JAZ ERK JAZ PAT16 ; PUT 16 BIT PATTERN INTO HL SHLD RAWS & RAM3	A, M ;READBACK E ; VERIFY	JNZ ERR ; POINT TO RAM3 MOV A, M ; READBACK RAM3 CMP D ; VERIFY JNZ ERR	MDI 01H ; INCREMENT A WITH AN ADD INR M ; THEN INCREMENT MEMORY CMP M ; VERIFY	;*************************************	JMP PIOTS ;GO TEST PARALLEL 1/0: 8255	INPAT: DB OC2H	ADOR1: DB 74H	ÁLHLD: D8 OAAH, 66H	a transfer and missions.		SPTEST V1.3: TESTS SP, H, L, ADDRESS LATCH, THE 16 BIT INCREMENTER/DECREMENTER AND THE ACCUMULATOR A FOR STUCK-AT'S AND FOR SHORTS BETWEEN ADJACENT BITS. THIS ASSUMES THAT THERE WILL BE NO TRIPLE FAULT I.E., THAT THE SAME FAULT WILL NOT APPEAR IN (A,H,L) OR (A,SPLOW,SPHIGH).
	3EC1 4E B9 C20D0A	320517 BE	C20004 215544 220617	37 E	2000 2000 2000 2000 2000 2000 2000 200	C601 34 BE C2000A		C30B0C	8	#	7	8	3	
	00000 00000 00000 00000 00000	0000 0000 0000	400 600 600 600 600 600 600 600 600 600	28 A 20 C	2222 2222 2222 2222 2222 2222 2222 2222 2222	0881 0881 0882 0863		9990	6000	0884	9880	9	3	

* INX/DCX ARE ALSO TESTED FOR FULL CARRY/BORROW PROPAGATION.	; HL=0000 ; READ SP ; SAVE THE OLD SP IN DE	LOAD HL WITH 1010 CHECKERBOARD WRITE TO SP VIA ADDR, LATCH & INC/DEC CKT. ZERO OUT HL PUT SAME PATTERN IN A READ BACK SP FINTO HL VERIFY CORRECT PATTERN FROM SPHIGH CHECK PATTERN FROM SPHIGH	A=55H WRITE COMPLEMENT CHECKERBOARD TO HL AND THEN TO SP HL=0000 READ BACK SP INTO HL VERIFY	HL=0000 SP=0000 SP<-FFF (TEST BORROW PROPAGATION) A<-FF READ IT BACK TO VERIFY	; VERIFY	MOVE OLD SP TO HL RESTORE OLD SP TEST RNZ FOR NO-RETURN MAND RM TOO SET CY=1 TO SAY 'GO' FOR SPTEST
ALSO TEST	0	0 0 0 0 0 0 0	5555н 0	0 0 FFH	ė,	<u> </u>
DCX ARE	ž.	H SP, H, CR ERR ERR	ER RE	ERR ERR ERR		ASSED
* INX	XCHO	SPHL SPHL SPHL SPHL SPHL SPHL SPHL SPHL	CMP	Z S S S S S S S S S S S S S S S S S S S	CONT	XCHG SPHL SPHL RM STC
••	SPTEST:	••	•	••	••	••••
	210000 39 EB	214444 F9 210000 3EA 39 BC C20D0A 80 C20D0A	215555 215555 F9 210000 39 BC C20D0A BD	210000 F9 38 3EFF 39 BC C20D0A C20D0A C20D0A	23 27 02000A 02000A 02000A	86 362 86 362
	088E 08C1 08C2	00003 00000 00000 00000 00000 00000	0805 0805 0809 0809 0805 0805 0805	08E6 08E7 08E8 08E8 08E7 08F7	08F6 08F7 08F8 08F9 08FC 08FC	0000 0000 00003 00003

VER 2.4
7=
ASSEMBLER, = 0 PAGE
MACRO /
9090

; RETURN	JMP ERR ;RET DIDN'T WORK RST ERX HLT HLT	RALLEL 1/0 TEST ***	LANGE TEST FOR 8255 MODE D OPERATION - EADS/WRITES AND PORT C BIT SET/RESET T C SPLIT MODE (4 BIT) OPERATION).	**** ISOLATION BUFFERS WOULD BE TRI-STATED HERE **** (EXCEPT THIS HARDWARE HAS NONE)	25H ; DISPLAY A '2' ON 7-SEGMENT DISPLAY	PRT55 ; POINT HL TO PORT A ADDRESS	** IF THERE WERE MULTIPLE 8255'S, THEN THE REST OF THIS ROUTINE WOULD BECOME A SUBROUTINE. **	80H ; CMD WORD FOR MODE O, ALL OUTPUTS 55H : A PATTERN TO TEST FOR DITPUT PORTS	••••	• • • • •	• • • • • •	90H ; PORT A IS AN INPUT	; POINT TO PORT B SAVE (POSSIBLE) OUTPUT PORT VALUE :SAVE PORT A & R (POSSIBLE) DITAIL VALUE	ATTERN SK	;YES ;NO, MAKE SURE WE READ FF	
	ERR	P A R	DESCRIP 8 BIT (NO POI	I SOLATION	A, PŘT55+1	Ŧ,	THERE V	ജ്ഗ്	ÓΣ	`₹૦≨	ERR ERR	æ,	zw°0	±ે <	N Z Q	EXK
RET	CMP RST HLT		***	*	STA	ž	ROUT!	žž	ŽŽ	₹ 5	ZEZ ZEZ	<u> </u>	PUSH PUSH	\$ \$ \$	7¥:	JEK
•	***************************************	****		•••••	P10TS:			•				••	Ë			
ප	C30D0A F7 76				3E25 323D3C	213030		0680 0E55	%L¦	7E B9 CA2lanc	3C C2000A	8 80	95 13 13 13 13 13 13 13 13 13 13 13 13 13	- H &	30,250	5
9009	9000 9000 9000				0000 0000	000		0C13	0017	000 000 000 000 000 000	200 31.00	0035	888 888 888	252 252 252 252 252 252 252 252 252 252	X 222	3

BO MACRO ASSEMBLER, VER 2.4 ERRORS = 0 PAGE 12

O2H ;O.K., PORT B IS AN INPUT ;OR THIS INTO CMD WORD A ;STORE IN B	; POINT TO PORT C M ; SAVE (POSSIBLE) PORT C OUTPUT VALUE C ; WRITE PATTERN R ; READ BACK ; OUTPUT? ; YES ; NO, MAKE SURE WE READ BACK FF ; NO, MAKE SURE WE READ BACK FF ; PORT C SPLIT MODE WILL 'FAIL' HERE		H ; CHECKSUM FOR SEGMENT 5		09H ; PORT C IS AN INPUT ; ADD REST OF CMD WORD A ; STORE IN B	D ; MOVE PORT C VALUE TO REG. C ; SAVE CONFIG. WORD & (POSS) PORT C OUTPUT VAL	; POINT TO CMD PORT	***** MODE 0 PARALLEL 1/0 PORT TEST (8255A) *****	M, 8BH ; SET MODE O; DEFINE A AS OUTPUT, B & C AS INPUT A,26H ; WRAP A AROUND TO B & C	L SAVE CMD. ADDR. IN B L PUT ADDR IN A SO WE CAN 3H SADJUST TO PORT A ADDR. A SMOVE BACK TO L A SAVE THIS IN C	A, 55H ; PUT CHECKERBOARD IN A AS 1ST PATTERN RVBC ; WRITE IT, READ & VERIFY B & C A, OAAH ; 2ND PATTERN RVBC OOH ; 3RD PATTERN A, OOH ; 3RD PATTERN	A, 06H ;WRAP B AROUND TO A & C CNTL2
√° αα	ENANG, COR	******	Н000	*****	∢`ໝ ໝ`	ပ်ထား	I	O PARAI		8,4,0,7,0,	A R A R Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	
MOR POR V	CAN	*****	80	*****	M O M	MOV	XX	HODE	STA STA	8 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	\$25°C	MV I STA
	.: .:		••	*****	, N2A:	.: .:	••	***	MOP10T:		·• ·	••
3£02 B0 47	23 56 71 76 76 88 88 89 80 68 68 68 68 68 68		8		3E09 B0 47	₹S	23		3688 3226 32303C	45 70 0603 6F	3£55 CD2F0D 3£AA CD2F0D 3£00 CD2F0D	3E06 32303C
0031 0034 0034	0033 0033 0033 0033 0036 0036		4420		0045 0047 0048	0C49 0C44	0C4B		000 000 000 000 000 000 000 000 000 00	0C53 0C54 0C55 0C57 0C57	0059 0058 0056 0060 0063	8900 8900

MOV L, B ; POINT TO CMD, ADDR. MVI M, 99H ; MODE 0:A & C ARE INPUTS; B IS OUTPUT DCX H ; POINT TO PORT B MVI A, 0CCH ; IST PATTERN CALL RVAC ; WRITE IT; READ & VERIFY PORTS A & C MVI A, 66H ; 2ND PATTERN CALL RVAC 33H ; 3RD PATTERN CALL RVAC	NV A, 66H ; WRAP C AROUND TO A & B	PASSED FIRST PART OF TEST ***** BIT SET/RESET TEST (PORT C, MODE 0) ***** PORTS A AND B MUST BE INPUTS; PORT C MUST BE OUTPUT WRAPAROUND MUST BE ENABLED FROM C TO B	BTEST: WV! M, 55H ;WRITE CHECKERBOARD TO C -> 55 BCX H ; POINT TO PORT B NOV E, L ; POINT TO DE NX H ; POINT TO C NX H ; POINT TO C NX H ; FESET BIT 0 -> 54 XCHG A, M ; READ C THRU B CP! 54H ; VERIFY	XCHG WY
668 3699 228 328 328 503500 503500 503500 503500	3586 ; 32303C ; 668 669 288 3509 3509 3509 3509 3500 3509 3536 C COMPOND 3536 C COMPOND 3536 C COMPOND 3536 COMPOND 3536 COMPOND 3536 COMPOND 3536 COMPOND 3536 C C C C C C C C C C C C C C C C C C C		3855 67 28 28 29 23 23 23 23 24 26 26 26 26 26 26 26 26 26 26 26 26 26	EB 3603 3607 EB 77 76 2000A
90000 90000 90000 90000 90000 90000 90000	20000000000000000000000000000000000000		00000000000000000000000000000000000000	00000000000000000000000000000000000000

;CMD ;RESET BIT 2 -> D2 ;SET BIT 3 -> DA ;PORT B ;READ BACK & VERIFY	; CMD ; RESET BIT 6 -> 9A ; RESET BIT 4 -> 8A ; PORT B ; READ BACK & VERIFY	; CMD ; SET BIT 0 -> 8B ; SET BIT 5 -> AB ; SET BIT 2 -> AF ; PORT B ; VERIFY ; RIGHT PATTERN?	; CMD ; RESET 3 -> A7 ; RESET BIT 7 -> 27 ; SET BIT 6 -> 67 ; PORT B ; VERIFY ; O.K.	;CHECKSUM FOR SEGMENT 6	CMD SET BIT 4 -> 77 DAH
00 F	₩ 000 ¥	1 000 F	обен 00 г		09H 08H 02H M
ERAH FRAH FRAH	EAN	### 4 00 ### ###############################	ERTCH RACH	######################################	MOW SET
XCHG XCHG XCHG CPI CPI CPI	XCHG FOX CHG CP-CHG CP-CHG	SE S	XCHG MV! MV! MV! JZ CP! CP! JZ	90	XCHG MVI MVI MVI XCHG MOV CPI JNZ
	•	••	•		at
EB 3604 3607 EB 76 FEDA G2000A	EB 3606 3608 EB 76 FE8A C2000A	EB 3601 3608 3608 3605 EB 7 E FEAF C2000A	EB 3606 3606 360E 360E EB EB FE FE CAEDOC C30DOA	8	EB 3609 3608 3602 3602 16 76 76 C2000A
	0000 0000 0000 0000 0000 0000	9000 9000 9000 9000 9000 9000 9000 900	0000 0000 0000 0000 0000 0000 0000	OCEC	90050 90050 90054 90054

;CMD ;SET BIT 0 -> 55 STILL (1 ALREADY SET) ;RESET 7 -> 57 ;SET 1 -> 57 ;PORT B ;READ BACK & VERIFY ;CMD ;SET 1 AGAIN -> 57 STILL ;PORT B ;VERIFY	WILD HASED TEST <<<<<<<>******************************	# C WRITE PATTERN TO PORT A POINT TO PORT B VERIFY POINT TO PORT C READ FROM PORT C
M 0001	OF6H OF6H C C C I SOLATI PHERAL. ROHTS ROHBEG	ORTS B
ĭĭ; √20 ĭ ĭñ 178 i ĭñ 188 i K	A PASSED A CATL2 CATL2 B M, H, H, H, H, TSTAD H, RBEG GOXIT	READ & VERIFY PORTS B. HOV H, A. HOV D, M. CMP D, M. INX H HOV D, M. HOV D, M. HOV D, M.
XCHG XCHG CP CP COV XCHG XCHG XCHG	FELSE SECTION TO THE	READ CONF CONF CONF CONF CONF CONF CONF CONF
••		A PRO
EB 3601 3601 3605 3603 7E 62000A C2000A C2000A C2000A	3EF6 32303C C1 C1 C1 C2 C2 C3 C2 C2 C2 C2 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3 C3	23 23 23 26 24 25 26
0000 0000 0000 0000 0000 0000 0000 0000 0000	00000000000000000000000000000000000000	002f 0031 0031 0032 0038

2.4	
VER	¥
ASSEMBLER,	S = 0 PACF
MACRO	
2	

; VERIFY C PORT A AGAIN	PORTS A & C	A ;WRITE PATTERN TO PORT B ; POINT TO PORT C ; READ FROM C ; VERIFY	C ; POINT TO PORT A ; READ FROM A ; VERIFY ; POINT TO PORT B AGAIN	ORTS A & B	A ;WRITE PATTERN TO PORT C C ;POINT TO PORT A READ FROM A ;VERIFY	POINT TO PORT B STEAD FROM B SVERIFY SPOINT TO C AGAIN	"# ; CHECKSUM FOR ROM SEGMENT 7
O ERR	WERIFY P	ECOCHE RR	FR DO,	E VERIFY PORTS A	ROOLX	EQOME R R	нооо
CAP JNZ MOV RET	READ A	AND	MOV CONP CONP CONP CONP CONP CONP MET	READ A	SAN PROPERTY OF THE PROPERTY O	PECKE CANCE	90 DB
•••		ŘVAC.	•	••••	ŔVAB:		
8A C2000A 69 C9		77 23 56 8A C2000A	% 25000 % 250		77 69 56 84 C20D0A	23 C2000A C9	8
0030 0030 0030		003E 003F 0040 0041	0045 0045 0043 0048 0048		0046 0046 0056 1050	0054 0055 0056 0057 005A	00%

				****	ROM TE	
		:::		VERSION:	2.1	** DATE: 5/18/81 **
		****		DESCRIPTION ROM BYTES THE RESUL	W. THIS ROM TES WRAPPING THE C ING SUM SHRULD	DESCRIPTION: THIS ROM TEST ADDS TOGETHER ALL *** ROM BYTES, WRAPPING THE CARRYOUT BACK TO THE LSB. ** THE RESULTING SUM SHRULD BE AAH (10101010 BINARY). **
950	3£00	ROMTS:	Š	A.************************************	TdS{Q: HQO	**************************************
988 888 888 888	21393C 2667 3667 3600		¥ZŽŽ	H, H,	CNTR+1 ;	POINT TO TIMEOUT COUNTER (CNTR 1) LOAD LSB OF TEST TIME (IN CLOCK CYCLES) AND THEN MOR
	3EF6 32303C	•	STA	A, CMTL2	OF6H START	START TIMEOUT COUNTER & ENABLE THE TIMEOUT
00073 00073 00073	2A0217 1680 97 4F		LACD SUB NOV	RBEG O, C,	GET S' ROMSS GET # GLEAR A GLEAR	GET START ADDR IN HL GET # BYTES TO TEST PER PASS CLEAR A CLEAR C TOO
0075 0075 0076 0076	86 89 23 157 627500	XLOOP:	20 ± 20 ± 20 ± 20 ± 20 ± 20 ± 20 ± 20 ±	X D = C M	MRAP (WARP CARRY AROUND TO LSB WARP CARRY AROUND TO LSB ADVANCE TO NEXT LOCATION COUNT OFF THE BYTE JUST DONE
			PASS	PASS COMPLETE:	THIS SEGMENT OF	THIS SEGMENT OF ROM EXAMINED.
007C 007E 0081	FEAA C2000A 7C FF0F	•	C Z Z Z Z	DAAH ERR A,	, IS CHE ; NOPE, H	; IS CHECKSUM CORRECT? ; NOPE, FAULT ; YES, DONE ALL OF ROM YET?
1900	C29000		25	X	; NOPE,	NOPE, STILL MORE TO DO
000 000 000 000	21960D 220017	•	ž Š	H,	RAMTS ; YES, R	YES, RAN TEST IS NEXT
000	21000F	•	รั	π,	RAMBEG ; STORE	STORE RAM STARTING ADOR. FOR RAMTS
0000	220217 C3150A	, Xa 1:	SHLD	RBEG GOX I T	SAY 'G	OR STORE NEXT ROM START ADDR.

3599 223033 223033 223033 35303 3500 3500 35

MCNO ASSEMBLER, VER 2.4 ENRORS = 0 PAGE 19 CAN CAN

			*******	SER-A	
			VERSION: 2.2	2.2	DATE: 8/07/81
			DESCRIPTI	ON: NONDE	
			AND A BRE	AK SEND/FK	. =
			*** 8251 MUST (! F NOT, YO TO THE APPR	BE CONFIG NU MUST CHAI NOPRIATE LEI	*** 8251 MUST BE CONFIGURED FOR 8 BIT CHARS *** (IF NOT, YOU MUST CHANGE THE PATTERNS IN PATTS TO THE APPROPRIATE LENGTHS MAKE UNUSED BITS 0'S)
9000		••	RXRDY EQU 0	02H 04H	;RECEIVER INPUT BUFFER FULL (CHAR READY) ;TRANSNIT BUFFER EMPTY (READY FOR CHAR)
0000		••	LSTPAT EQU	Н00	;LAST PATTERN IN PATTS
00000000000000000000000000000000000000	3549 323930 213930 3650 3600 3676 323030	\$ 1011:	STA PRT55+1 LX! P. PRT55+1 W. H., WV! K., STA CATL2	49H CNTR+1 92D 0 0 OF6H	DISPLAY A '5' ON THE 7-SECMENT DISPLAY POINT HL TO TIMEOUT COUNTER (CNTR 1) LOAD LSB OF TEST TIME (IN CLOCK CYCLES) START TIMEOUT COUNTER AND START TIMEOUT COUNTER AND
0604 0607 0609	21203C 3600 3ABE17 F601	••	LDA BAUDS	PRT51+1 00H	POINT HL TO 8251 MEMORY MAPPED ADDR DISABLE XMIT & RCV LOAD BAUD RATE CONTROL WORD SET BIT 0 TO ENABLE 8251 WRAPAROUND
0£0£ 0£11 0£13	322830 3615 28			15H	; ENABLE XMIT & RCV, CLEAR ERRORS ; *POINT TO 8251 DATA ADDR
0E14 0E15 0E16	7E 23 114C0E	, AS10T:	ŠŽŽ ŠŽŽ	PATTS	CLEAR RECEIVE BUFFER **ADJUST HL FOR COMMAND ; POINT DE TO PATTERNS
0E19 0E1A	1. 4.7	<u>:</u>	LDAX B	<	; READ PATTERN INTO A ; TRANSFER TO B
0618 0616 0616 0621 0622 0623	7E E604 CA180E 28 70 23	. <u>5</u>	MOV ANI TXMTY JZ L1 DCX H HOV H,	z o	READ STATUS READY FOR CHAR. TO SEND? LOOP UNTIL IT IS WRIES, THIS WILL BE DATA WRIET THE PATTERN

RECEIVED CHAR. YET? LOOP TILL IT HAS LOOP TILL IT HAS READ STATUS AGAIN TO CHECK: ANY ERRORS? YES, PROBLEMS => NO GO WANT TO READ DATA NOW SAME AS WHAT WE SENT? ERROR IF NOT ADDIUST HL FOR CMD WAS THAT THE LAST PATTERN; NOPE, CONTINUE	SEND/RECEIVE TEST ***	LOAD BAUD RATE CONTROL WORD SO WE CAN TURN OFF WRAPAROUND NEXT TEST IN SERIES IS PART 2 OF 8251 TEST STORE IT SAY 'GO' & EXIT			; CHECKSUM FOR ROM SEGMENT 9		BREAK SEND/FRAMING ERROR DETECT & OVERRUN ERROR DETECT TESTS	POINT HL TO TIMEOUT COUNTER (CNTR 1) LOAD LSB OF TEST TIME (IN CLOCK CYCLES) AND THEN MSB START TIMEOUT COUNTER AND ENABLE THE TIMEOUT	POINT HL TO 8251 MEMORY MAPPED ADDR DISABLE XMIT & RCV LOAD BAUD RATE CONTROL WORD SET BIT 0 TO ENABLE 8251 WRAPAROUND	:ENABLE XMIT/RCV. CLEAR ERRS. SEND BREAK
x x x	SEND/RE	\$1012	АН, 00Н	**		********	IING ERROI	CNTR+1 92D 0 0F6H	PRT51+1 00H	<u>₹</u>
RXRDV RXRDV RXRDV BB, HERR COTPAT	8251 PASSED	BAUDS CNTL1 H, TSTAD GOX!T	55H, 0AAH,	*******************	Н00		SEND/FRAN	C, F, E, E, C,	H, M, BAUDS 01H CNTL1	ž
MAKE THE THE THE THE THE THE THE THE THE TH	*** 82	STA SHLD JMP	90	*******	90	***************************************	BREAK	ZZZZĘ K	STEEP STEEP	<u> </u>
<u>.</u>	• • • • •	•	PATTS:	*****		11111		\$1012:		
7E E602 CG240E 7E C2000A C2000A 7E B8 C2000A 13 13		3ABE17 32283C 21500E 220017 C3150A	554400		8			21393C 365C 3600 3EF6 32303C	21203C 3600 3ABE17 F601 32283C	361D
0624 0627 0627 0627 0628 0633 0633 0633		0530 0543 0543 0546 0546	0E4C		0E&F			0E50 0E53 0E55 0E57	0E5C 0E5F 0E61 0E64 0E64	0E69

;READ STATUS ;DETECT *FRAMING ERROR* YET? ;LOOP IF NOT ;ETOP PREAK YMIT IF CO. CLEAD ERROR	; READ STATUS ; READY FOR CHAR. TO SEND? ; BATA = ; WRITE PATTERN ; *COMMAND	; WAIT UNTIL CHAR. HAS BEEN SENT ; *DATA ; SEND ANOTHER CHAR. WITHOUT READING LAST ONE ; *COMMAND	READ STATUS WAIT UNTIL BOTH TXEMPTY & OVERRUN ERROR FLAGS ARE SET (OR UNTIL TIMEOUT)	;*DATA ;READ BACK CHAR. ;VERIFY IT'S THE 2ND CHAR	ST *** ;LOAD BAUD RATE CONTROL WORD ; SO WE CAN DISABLE WRAPAROUND ;REPEAT SERIES OF TESTS STARTING WITH ;THE CPU/8255 TEST ;SAY 'GO' AND EXIT
* * * *	63. ж	M OCCH	×	I	MOLE TES
# # \$ # # # # # # # # # # # # # # # # #	Ç Ş Ş	A, 1XM17 H, H,	A 14H 16H 16H	A OCCH ERR	PASSED WHOLE TEST *** BAUDS ;LOA CNTL1 ;SO H, CPUTS ;REP TSTAD ;TH GOXIT ;SAY
* * * * * * * * * * * * * * * * * * *	HOV DCX NVI NVI NVI NVI	ANCX DCX NX: NX: NX:	MOV CP!	DCX CP1 CP1	*** 8251 LDA STA LXI SHLD JMP
::. :.	; ;	ís:	. .		•••
7E E620 CA680E 3615	7E E604 CA730E 28 3663 23	7E E604 CA7D0E 28 36CC 23	7E E614 FE14 C2870E	28 7E FECC C20D0A	3ABE17 32263C 21420A 220017 C3150A
0E6B 0E6C 0E6E 0E71	0E73 0E74 0E76 0E77 0E7A	0E70 0E7E 0E80 0E83 0E84	0E87 0E88 0E8A 0E8A	0E8F 0E90 0E91 0E93	0696 0699 0696 0697 0682

		****	*****	****	*****	非非常中心的 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性
		***			INITIALIZ	** INITIALIZATION OF SELF-TEST ** **
0EA5 0EA8 0EA8	21420A 220017 3E55	N H	ZY. ₹E	H, TSTAD	CPUTS 55H	NIT: LXI H, CPUTS ;FIRST TEST OF SERIES IS CPU/8255 TEST SHLD TSTAD ;STORE IT MVI A, 55H :INITIALIZE 'RANDOM' PATTERN FOR RAM TEST
OEBO OEBO	320417 3EF8		STA	RANDOM A		AND STORE THAT DISABLE TIMERS AND WRAPAROUND
0EB5	3630 3630 3670		, ZŽŽŽ	2 ≭. ≭. ≭.	CNTR+3 30H 70H	CNTR 0
0EBC	28		-X	e`= e`	XX XX	CNTR 2 TT HL TO (1F (
0EBD 0EBE 0ECO	28 3603 3648	• • • • • • • • • • • • • • • • • • • •		z z z z	XXXH 030 750	MSB (1F USED) POINT TO CNTR 1 LSB (OF TIME 'TILL TIMEOUT 1F NO INTERRUPT) MSB
0000 0000 0000 0000	28 3600 3648 3EF7		XZZZ	` = z`z`<	0 750 0F7н	POINT HL TO COUNTER 0 LSB MSB (OF WAIT TIME 'TILL INTERRUPT) START COUNTERS 0 & 1
	32303C 3ABE17 F610 328E17 32283C F8		STA STA EIA	BAUDS 10H BAUDS CNTL1		LOAD 8251 BAUD RATE CNTL1 BYTE INITIALIZE THE HEARTBEAT TO 1 (OFF) STORE THIS AND INIT THE LED FALLOW INTERRUPTS
0ED8	8		RET			RETURN TO USER'S INITIALIZATION ROUTINE
		. rosses		***************************************		
OED9	8		99	Н000		CHECKSUM FOR ROM SEGMENT 10
		100000	********	*********************	***	
OEDA OEDE	0000000	•	DN 0,0	OM 0,0,0,0, 0,0,0,0	0,0,0	
0666	00000000		0,0 ₩	0,0,0,0,0,0,0,0 Wd	0,0,0,	
0676 0676 0678	000000000000000000000000000000000000000		0,0 70	DW 0,0,0,0, 0,0	0	

	* * * * * * * * * * * * * * * * * * * *	SELFTEST **				œ							BUFFER CONTENTS	& TERMINATED BY 00 ***	STRING
	**************************************	** THIS PROGRAM IS LOADED INTO RAM TESTED BY THE S	ACK SAME			PRINT IT POINT HE TO STORAGE BUFFER	READ 8251 STATUS MAY INPUT THERE? WAIT FOR SOME IF NOT VER READ THE CHAR	STOKE IN B READ STATUS AGAIN READY TO OUTPUT?	YES, RESTORE CHAR TO A	STORE IT IN BUFFER ADVANCE POINTER	STRIP OFF PARIIY ACEN> ACEN REEP READING ACEN A FET A FET ACEN A FET ACEN A FET A	A ZERO TO MARK	POINT TO «LF» BEFORE BUFFER PRINT «LF» THEN THE BUFFER	POINTED TO BY HL & TERMINA	;READ STATUS ;READY TO OUTPUT? ;YES, READ CHAR FROM TEXT STRING
	***** % E R	DED	PRINT BACK		N W	£ 5	READ ANY WAIT	25.5	; YE	ST OF	A CO CO	; ST(2 %		READ; READ; YES,
	* - * + + + + + + + + + + + + + + + + +	IS LOA	48		PROMPT	BUF		<	•	6 0		5 E	LFBUF	STRIN	I
	M M n q	IS FROGRAM	READ FROM CONSOLE	1000H	L I	PRINT H,	PRT51+1 RXRDY TREAD	B, PRT51+1 TXMTY	XECHO A, PPT51	Z I	7FH ODH TREAD	Î = E	PRINT QRY	PRINT: PRINT STRING	PRIS1+1 TXMTY PRINT A,
		‡ ‡	READ	ORG	CALL	4 2 3 2	AN Z	8 68	75 100 110 110	Şž:	CP	ž Ž	z z g	**	LDA JZ MOV
••		•••	••••	••	j. User: Ory:		TREAD:	ХЕСНО:					•	••••	PRINT:
00000000					CDA50E FB		3A2D3C E602 CA0D10	47 3A2D3C E604	CA1910 78 322636	25,55	FE0D C20D10	2300 3600	215810 CD3C10 C30410		3A2D3C E604 CA3C10 7E
OEFE OF02				1000	1000	1001 700	0001 0101 2101 2101	000 000 000 000 000	101 1021 1033	1025 1025 1026	1029 1029 1028	1030	1033 1036 1039		103C 103F 1041 1044

SECOND | SECOND |

 A
 COO7
 ADDR1
 OBBA
 ALHLD
 OBBB
 AS10T
 OE14

 BUF
 105C
 C
 C
 COO1
 CNTL1
 3C2B
 CNTL2
 3C39

 CNTR
 3C3B
 CPUTS
 0A02
 E
 COO2
 E
 COO3

 CNTR
 105C
 C
 C
 C
 C
 CNTL2
 3C3B

 CNTR
 105C
 C
 C
 C
 C
 C
 C
 C

 LINIT
 0E1B
 LZ
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C

A.26


Interested qualified requesters may obtain copies of Appendix B from RADC (COEA), Griffiss AFB NY 13441.


Appendix B

Simulation Model


Flowcharts


BUS






ROM





8080



CLKSC - Clock Self call


PCL - Program Gounter law byte


PCH - high byte


INTER - Interrupt Flip Flop

INTE - Interrupt Enable flag


ADRL - Address how byte. ADRH - Address high byte










B.8.








The same of the same of the same
















8228 SHORT VERSION START DBI system data bus input DBO - System data bus output DI - ceu dota bus input DO - ceu data bus output transition ? DBE - Enable buffer flag DBSCK - status latch NE SO NINTA & THE HER DE HIMSPIR : FREFER MIR OF NION & 170 R Just 30 in 30 ns Do: PBI in Mind DBCK | D88:0 In 45 ms PBIN solf was looks (2000) NMR a) in 20 ns Miore I in 20 n 3 control saf cay(cst) NI=1 / 2.005 STBCK METES HSTES - STATUE ETABLE Lyansitim DID - Internal rig. to simulate propagation debug schooling Lyan. telf call in about SPZ . Special commol Imput LFCK DOSC-OSIN SOIF LAN FLAG LASC . L Rag. self cell fie


B.15.


CSC - Control self was flag







\$228 short version











. 2 . .














B.26.







Appendix C

Module Assembly Language Descriptions

ğ

ASOBON

A1, B1, C1, D1, E1, H1, L1, IR PCH, PCL, SPH, SPL, TEMPW, TEMPZ, TEMP1, BUF ZERO, CARRY, SIGN, PAR, AC, INTFF, TEMP

REG(8) REG(1)

DBI(1, 8), DBO(9, 16), ADRL(17, 24), ADRH(25, 32) RESET(33), READY(34), HOLD(35), INT(36) NSYNC(37), WAIT(38), HLDA(39), INTE(40) NMR(41), DBIN(42), CLK1(43), CLK2(44), MONON(45) EX(150), CLKS(151), DBSC(152), RDYSC(153)

CP(500), RISE2(111), FALL2(344), FSYNC(415), RSYNC(0) RRDY(344), RDB:N(181), FDB:N(181), RWA!T(60), FWA!T(60), FINTE(261), RADR(261), RSYDB(311), RDBWR(311), NDWR(600), FWR(600)

THIS IS THE BEGINNING OF THE FETCH/EXECUTE LOOP FOR AN 8080 MICROP. THIS MAIN LOOP TAKES CARE OF NSYNC, ADRESS, DBUS, WAIT STATES AND WORE. INPUTS THAT ARE SAMPLED ARE RE'SET AND READY. INTERUPTS ARE ALSO SIMULATED IN THIS MODEL.

CLEAR CLOCK SELF CALL FLAG CLOCK PULSE

IOV(RISE2) IOV(FALL2)

RESET LOW BYTE OF PROGRAM COUNTER RESET HIGH BYTE OF PROGRAM COUNTER RESET INTERNAL INTERUPT FLIP/FLOP FLOAT OUTPUT BUS SET UP SELF CALL MOVE AHEAD ONE CLOCK PULSE CLOCK PULSE

RESET CLOCK SELF CALL
FLOAT ADDRESS LOW LINES
FLOAT ADDRESS HIGH LINES
SET UP CLOCK SELF CALL
EXIT AND MOVE AHEAD A CYC!
RESET CLOCK SELF CALL FLARESET CLOCK SELF CALL FLARESET GLOCK SELF CALL FLAFALLING EDGE OF THETA 2
CONTINUE CLOCK PULSES UNTIL

1255, ADRI 1255, ADRI 11, CLNSC 10, CLNSC 11, CLNSC 10, CLNSC 10, CLNSC 10, CLNSC 10, CLNSC

HOV(RISE2) HOV(FALL2) RAIF

TEST IF THIS IS FETCH CYCLE STATUS WORD FOR INTA RESET INTE FLAG

INTFF, FTCH #35, DBO #0, INTE FTCH1

TOV(RSYDB) TOV(FINTE)

mT1:

RESET

UNT! L NOT

STATUS WORD FOR FETCH
MOVE OUT LOWER BYTE OF PC
SYNC PULSE
GO AHEAD ONE CLOCK PULSE
CHECK FLAG TO SEE IF PC IS INC.
INCREMENT LOW BYTE OF PC
CHECK IF PCL IS ZERO

7162, DBO PCL, ADRL PCH, ADRH 10, NSYNC CLOCK INTFF, MIT2 PCL 2, MIT2

HOV (RSYDB) HOV (RADR) HOV (RADR)

17. 17. 1. 1.

C.1.

HOV(RISE2) HOV(FALL2)

RSET1:

MOV(RADR) MOV(CP)

60V(CP)

A1 07/15/81 12:13 HP21

A8080H

INC MOV(RSYNC) MOV(RDBIN)

M172:

MOV (NDBIN)
JSR
MOV (FDBIN)
JSR
MOV (FDBIN)
JSR
MOV (FDBIN)

TRAILLING EDGE OF SYNC PULSE
TRAILLING EDGE OF SYNC PULSE
TRAILLING EDGE OF SYNC PULSE
RESET INTERNAL INTERUPT FLAG
SET DBIN SO THAT INSTRUCTION CAN BE
FETCHED, CHECK FOR WAIT STATES
INPUT THE INSRUCTION INTO THE REG.
FALLING EDGE OF DBIN
CLOCK PULSE
EXECUTE ROUTINE.
THIS MON CALL IS TOCGLED ON AND
OFF BY THE MOMON PIN.
THIS MON CALL IS TOCGLED ON AND
THE MON CALL IS TOCGLED ON AND

IR(6),2,1 TBL101

ž

POINT WE SHOULD BE IN THE MACHINE CYCLE PRIOR THIS IS NECESSARY SO I CAN CHECK IF AN HAS OCCURRED. AT THIS POINT WE TO MITT. THIS I

AT THIS P TO MITT.

PREPARE SELFCALL FOR INT TEST SELFCALL FOR CLOCK DO EXIT IS INTE SET?

#1, DBSC #1, CLKSC #1, EX INTE, MXTX

MOV(FINTE) MOV(CP) MOV

IS INT SET?
YES, THEN SET INTERNAL INT FF
RESET FLAG
FINISH CLOCK PULSE

GO BACK AND FETCH WEW INSTR. SET UP FOR RESET CLOCK GOTO RESET

EXTX:

000, 2000, 3000, 4000

BEQ MOV(CP) MOV

WAIT STATE (TW) GENERATOR SUBROUTINE

H, CLKSC H, RDYSC H, EX MOV(CP) MOV(RRDY) MOV

EADY, ENDT3

SETUP FOR NEXT CLOCK PULSE
DELAY SO THAT READY CAN BE CHECKED
EXIT AND WAIT FOR READY SIGNAL
RESET RDYSC AND CHECK READY SIG.
THIS CHECKS IF WAIT STATES ARE NEEDED
COMPLETE CLOCK CYCLE
RESET CLOCK SELF CALL
RISEING EDGE OF CLOCK
FALLING EDGE OF CLOCK
GHECK FOR RESET
SET UP FOR RESET
EXIT TO RESET

MOV BNE MOV MOV MOV(RISE2) MOV(FALL2) BOY MOV(CP)

MAIT MAIT MICHES MOV(RWAIT) BRU

ENTER WAIT STATE GO BACK AND CHECK FOR MORE STATES

FINISH CLOCK
RESET THE CLOCK SELF CALL
CLOCK PULSE

ENDT3: WT2:

MOV(RISE2) MOV(FALL2) RTS

, ASSUMPTIONS:

RETURN TO CALLING PROGRAM

A1 07/15/81 12:13 HP21

8

ABOBO#

Š

COMPLETE CURRENT CLOCK CYCLE
STATUS BYTE IS PUT OUT ON THE DBUS
PUT LOW BYTE OF PC ON ADDRESS BUS
MOV THE HIGH BYTE OF PC ONTO BUS
INCEMENT PROGRAM COUNTER
INC UPPER B BITS IF THERE IS A CARRY
INC UPPER B BITS

730, DBO PCL, ADRL PCL, ADRH PCL C, MEWRD PCH

JSR HOV(RSYDB) HOV(RADR) HOV(RADR) HNC BEQ

ADDRESS AND SYNC BYTE ALREADY SET
BUF WILL RECIEVE DATA BYTE FROM DBI
START SYNC PULSE
CLOCK PULSE
TRAILLING EDGE OF SYNC PULSE
TRISTATE DBO SO THAT BUS MODULE WORKS
START DBIN PULSE
CHECK FOR WAIT STATES
INPUT DATA BYTE

; ASSUMPTIONS:

#0, NSYNC

HEMRO:

55, DB0 HOV(FSYNC) JSR

MOV(RSYNC) MOV(RDBIN) MOV(RDBIN) JSR MOV(FDBIN) RTS

RAILLING EDGE OF DBIN PULSE

; ASSUMPTIONS:

#0, NSYNC CLOCK HOY(FSYNC)

HEMM:

MOV(RSYNC) MOV(RDBJR) MOV(FJR) JSR MOV(RJR) RTS

ADDRESS IS ALREADY SET DBO HAS SYNC BYTE BUF HAS BYTE TO OUTPUT SYNC PULSE CLOCK PULSE OUTPUT DATA BYTE SET MRITE PULSE CHECK FOR WAIT STATES REMOVE WRITE PULSE

HOV(CP)

CLOCK SUBROUTINE, SET SELFCALL STOP EXECUTION UNTIL TIME IS REACHED RESET CLKSC FLAG OUTPUT CLOCK PULSE

BRANCH IF NOT RESET SET UP FOR RESET SELF CALL GOTO RESET RETURN FOR CLOCK AND ESCAPE FOR HLRD

MOV(RISE2) MOV(FALL2)

MOV(CP) MOV RTS ESCHL:

H_RD:

JSR BME MOV(RSYDB) MOV(RADR) MOV(RADR) BRU

FROM MEMORY USING THE HL PAIR. TO IMPLIMENT USE TABLE 2
EXAMPLE: JSR HIRD
MOVE TBL205 A1
LOCK
5,02. ESCHL
10,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,000
130,0

; THIS SETS UP THE ADDRESS FOR A MEMORY READ USING THE

CLOCK: C.3.

_
20:02
09/12/81
PRINTED (
VA TECH
792 RECS
F 80
12:13 HP21
18/51/10
¥
£

	A8080#	8	A1 07/15/81 12:13 HP21	1 F 80	792 RECS	VA TECH	PRINTED 09/12/8
	HENN	JSR MOV(RSYDB) MOV(RADR) MOV(RADR) BRU	H PAIR. CLOCK FO, DBO L1, ADRL H1, ADRH MEMAR	-	STATUS BYTE => MEMORY WRITE OUTPUT ADDRESS LET MEMAR COMPLETE CYCLE		
	DECSP:	XOR COM ADD RME ADD RTS	TEMP1, TEMP1 TEMP1, SPL C, 5 TEMP1, SPH	THIS SUBROUT SOMETHING IS -1 IS ADD	THIS SUBROUTINE IS USED ANYTIME SOMETHING IS PUSHED ONTO THE STACK -1 IS ADD TO THE STACK POINTER PAIR	ME STACK ITER	
	FLAGS: FLAG1:		C, CARRY Z, ZERO N, SIGN TEMPZ, TEMPW TEMPW(4), 1,6	SET 8080 CAR CHANGE ZERO CHANGE SIGN ADD LOW ORDE GET AUX. CAR STORE FLAG	SET 8080 CARRY FLAG TO NEW VALUE CHANGE ZERO FLAG CHANGE SIGN FLAG ADD LOW ORDER BITS GET AUX. CARRY BIT STORE FLAG CANNER H. CALOOPER BIT TO ATTO ATTO ATTO ATTO ATTO ATTO ATTO	J. T. O.E.	
	FL67A:	# 10 × 10 × 10 × 10 × 10 × 10 × 10 × 10	A)	CONVEKT 4 LO FIND PARITY 4 UPPER BITS STORE PARITY BRANCH ON EV THEFORE WE EVEN PARIY DONE	M ORDER BIT 10 62 CLOWER BITS TO 67 OF UPPER BITS EN PARITY HAVE ODD PARITY		
C.4.	ACFLG: PARIT:	BYT TYB	0, 0, 10, 10, 10, 10, 10, 10, 10, 11, 11	0 0 0 0 0 0 0 0 0 0	#1,#1,#1,#1,#1,#1 #0,#1,#0,#1,#1,#0 BIT IS 0 BIT IS 1 INDEX REG USED FOR BITS	. <u>\$</u>	
	1000:	XXXX	IR(0) , 4, 1 IR(3) , 3, 2 IR(4) , 2, 3 TBL461	MSB LSB 00XX XXXX 1111 22 2 33	ALL INST. WITH 00 IN DECODE LOWER 4 BITS DECODE REGISTER DECODE REGISTER PAIR	O IN 6,7	
	TBL4:	871 871 871 871	1100, 1125, 1150, 1175 1200, 1225, 1250, 1275 1100, 1325, 1150, 1375 1200, 1225, 1250, 1475				
	1100:	MTS		000X XX000	OOH IS NOP, ALL OTHERS ARE NOT DEFINED	OTHERS	
	1125:	JSR	PCRD BUF, TBL6@3	00XX 000*	LXI INSTRUCTIONS BYTE IS PUT IN PROP. REG	ROP. REG	

The Control of the Co

A1 07/15/81 12:13 HP21

A8080N

PCRD BUF, TBL5@3

8

GET SECOND BYTE PUT SECOND BYTE IN PROPER REGISTER

00XX X0*0 <= INSTRUCTION TYPE 00*0 X0*0 SHLD ADR OR LHLD ADR 00** X0*0 STA ADR OR LDA ADR 000X X0*0 STAX B, D OR LDAX B, D PUT PROPER ADDRESS ON ADR LINES

000X U0*0 SEPERATE STORES FROM LOADS PUT OUT PROPER STATUS 000X *0*0 LOAX B,D PUT BYTE INTO A1 REGISTER

#2, #3, 1165 CLOCK CLOCK TBLG#3, ADRL TBLG#3, ADRH #2, #1, 1151 #130, BBO BUF, A1

BEG BEG JOSK (RADR.) MOV (RADR.) BEG MOV (RSYDB.) JOSK NOV

1150

000X 00*0 STAX B, D MEMORY WRITE STATUS STORE BYTE INTO MEMORY

MOV(RSYDB) JSR RTS

1165:

1151:

GET BYTE FROM MEMORY
STORE BYTE INTO TEMP REGISTER
GET SECOND BYTE FROM MEM.
STORE HAT BYTE INTO REGISTER
CLOCK PULSE
OUTPUT THE ADDRESS IN PREP. FOR
MEMORY READ OR WRITE
OUTPUT SEMEMORY WRITE

PCRD BUF, TEMPZ PCRD BUF, TEMPZ CLOCK TEMPZ, ADRL TEMPZ, ADRL #2, #1, 1170 #0, DBO #2, #3, 1166 #2, #3, 1166 #1, #3, 1166

JSR MOV HOV JSR HOV(RADR) MOV(RADR) HOV(RSYDB) BEG HOV BEG BEG BEG

THIS SEPERATES SHLD FROM LHLD
PUT REGISTER INTO BUF SO IT'S STORED
STATUS BYTE => MEMORY WRITE
LET MEMMR STORE BYTE

READ FIRST BYTE FROM MEMORY

MEMRO

JSR

1171:

STATUS BYTE => MEMORY READ SEPERATE LHLD FROM LDA LDA INSTRUCTION STORE

#130, DBO #2, @3, 1171 MEMRD BUF, A1

MOV(RSYDB) BEQ JSR MOV RTS

1170:

BNE MOV MOV(RSYDB) BRU

WRITE BYTE INTO THE MEMORY STA IS FINISHED SO BAIL OUT MOVE TO NEXT LOCATION FOR SHLD OR LHLD

ADVANCE TO NEXT CLOCK CYCLE OUTPUT ADDRESS

L1, BUF
MEMR
[13, 63, 1176
C, 1168
TEMPX
CLOCK
CLOCK
TEMPX
ADRH
[2, 61, 1173
H1, BUF
M0, DBO
MEMRR

JSR JSR MOV(RADR) MOV(RADR)

1168:

1172:

1166:

C.5.

VA TECH

PAGE 005

20:02
PRINTED 09/12/81
VA TECH
792 RECS
F 80
07/15/81 12:13 HP21
7

A6060N	SOR	A1 07/15/81 12:13 HP21	21 F 80 792 RECS VA TECH PRINTED 09	TED 09
	A DE	BUF, L1	STORE IT IN LI GO BACK AND INCREMENT TEMPW-Z PAIR	
1173:	JSR MOV RTS	MEMRO BUF, H1	READ SECOND BYTE FROM MEMORY AND PUT IT IN H REGISTER	
1175:	BEQ BEQ TIS	TBL6 0 3 C, 1176 TBL5 0 3	00XX 00** INX RP (INDEX 3) CHECK 1F CARRY INC UPPER BYTE	
1200: 1201:	SECOND SE	HLRD TBL202, TEMP1 TBL202, TEMP1 #15, TEMP1, TEMPW FLAG1 #6,02, 1176	OOXX X#00 INR DDD INC THAT BYTE SET UP FOR FLAGS **** SET UP AC FLAG STUFF **** SET CERTAIN FLAGS MEMORY? YES, STORE BYTE	
1225:	JSR COM ADD JSR BNE BNE	HLRD TEMPZ, TEMPZ TEMPZ, TBL2QZ TBL2QZ, TEMP1 FLAGI #6, QZ, 1252	OOXX X*0* DCR ZERO TEMPZ SET TO -1 ADD -1 TO REGISTER SET PATOR FLAGS GOTO FLAGS ROUTINE WAS IT A MEMORY TYPE INSTR.?	
C.6.	JSR BRE BRU	PCRD #6,@2,1251 HLWR	00XX X**0 MVI MEMORY? YES, PUT BYTE INTO MEMORY	
1251: 1252:	MOV	BUF, TBL2@2	PUT BYTE INTO REGISTER	
1275:	BRU	TBL7€3	DOXX 0*** RLC, RAL, DAA, STC	
TBL7 :	BYT.	1276, 1280, 1285, 1290		
1276:	ADO MOV OR OR NTS	A1,A1 C,CARRY C,1176 F1,A1	0000 0*** RLC SHIFT BIT INTO CARRY FLAG IS CARRY SET? YES SO SET LSB OF REGISTER	
1280: 1282:	MOV MOV MEG R T S	CARRY, TEMP A1, A1 C, CARRY TEMP, 1262	000* 0*** RAL STORE CARRY SHIFT TEMP SET ***********************************	

0*** 0**0 HALT INSTRUCTION SIGNAL HALT ACKNOWLAGE THIS IS TEMPORARY, IT MUST BE EXPANDED SO THAT THE TIMING IS CORRECT AND

#1, HLDA #1, EX HLT ; INTERUPTS CAN OCCUR.

HLT:

ARITH, AND LOGICAL TYPE OF INSTRUCTION SOURCE

*0XX XXXX 11 1 222 GET BYTE FROM MEMORY THIS IS FOR FIGURING AC FLAG

IR(3), 3, 1 IR(0), 3, 2 IR, 62, 3090 HLS, TBL262, TEMPZ #15, A1, TEMPW TBL361,

AND AND BRICK

3000:

3090:

C.8.

DO FUNCTION

3100, 3200, 3300, 3300 3500, 3600, 3700, 3800

BYT

TBL3:

CARRY, 3100 TEMPW

TBL202, A1 A1, TEMP1 FLAGS

3100:

3200:

#000 #XXX ADC
KEEP TRACK OF ALL ADDITIONS
ADD CARRY
ADD CARRY
ADD XXX ADD
SET UP TEMP1 FOR FLAGS
GO AND SET FLAGS

SUB, SBB

***AC FLAG

SBB

TBL202, TEMP1
TEMP2
#15, TEMP2
#2, @1, 3350
CARRY, 3350
TEMP1

3300:

MOV BEGON BECOME BECOME

3350: 3351:

3340:

SUB

TEMPZ A1, TEMP1, A1 A1, TEMP1 FLAGS

**

CHECK IF HALT IS FOUND

MOV M, R DO MOVE

#6,62, HLT TBL262, BUF HLWR

2100:

MOV R,M

HLRD BUF, TBL201

JSR MOV RTS

2200:

MOVE INSTRUCTIONS DESTINATION SOURCE

0*XX XXXX 11 1

**** **00

#1, CARRY

XOX TS

1490:

2000

222 SOURCE DEST TO-MEMORY SOURCE FROM MEMORY MOV R, R ADD CLOCK CYCLE AND RETURN

IR(3), 3,1 IR(0), 3,2 IR(0), 3,2

VA TECH

PAGE 008

F 80

A1 07/15/81 12:13 HP21

Sos

A8080N

30 30
PRINTED 09/12/81 20:02
PRINTED
VA TECH
792 RECS
F 80
07/15/61 12:13 HP21
SOR A1

•	ABOBON	SOR	A1 07/15/61 12:13 HP21	1 F 80	792 RECS	VA TECH	PRINTED	PRINTED 09/12/81 20:02	Z0:0Z	2
er; er;	3500: 3511:	AND VOY VE BRU		*0*0 OXXX A CLEAR AC FLAG CLEAR CARRY SET SIGN FLAG SET ZERO FLAG	ANA TO TO					
***	3600:	XOR	TBL202, A1	XXX* 0*0*	XRA					
•••	3700:	PRU PRU	TBL202,A1	XXXX **0*	ORA					
- •	3800:	COM AND SUB SUB	TEMPZ #15, TEMPZ TEMPZ A1, TBLZMZ, TEMP1	XXX* **0*	CMP					
-	:000	2 XXX	FLAGS IR (0) , 4, 1 IR (4) , 2, 3 IB (9) , 2, 3	**X XXX 1111 22 2 33 3	INSTRUCTIONS BEGIN WITH DECODE INSTRUCTION TYPE CONDITIONS ADDITIONAL DECODING	BEGIN WITH ** CTION TYPE CODING	_			
c	TBL9:		\$100, \$125, \$150, \$175 \$200, \$225, \$250, \$275 \$100, \$325, \$150, \$375 \$200, \$215, \$250, \$275							
.9.	#100:	L SA U	IR(3), 1,4 CLOCK TBL17@3	**XX X000	**XX X000 CONDITIONAL RETURNS ALL HAVE 5 CYCLES IN M1	ETURNS				
	TBL17:		4101,4102,4103,4104							
	\$101 :	BEG RTS	O4, ZERO, 4105	0001 00**	RZ, RNZ					
	4102:	BEQ RTS	64, CARRY, 4105	0001 +0++	RC, RNC					
	4103:	BEQ RTS	€4, PAR, 4105	0001 0***	RPO, RPE					
	4104:	BEQ	€4, SIGN, 4105	0001 ****	RP, RM					
	4105: 4106:	MOV JSR MOV(RADR) MOV(RADR) MOV(RSYDB) JSR	#0, IR CLOCK SPL, ADRL SPH, ADRH #134, DBO	##00 #00# RET THIS SECTION IS USED TH OUTPUT STACK POINTER STATUS BYTE => STACK R GET BYTE	RET N IS USED TWICK R POINTER => STACK READ	TWICE (IR COUNTS) READ				

ABOBON	# 80%	A1 07/15/81 12:13 HP21	HP21 F 80 792 RECS	S VA TECH	PRINTED 09/12/81 20:02	1 20:02	PAGE 010
4107:	BAC BAC BAC BAC BAC BAC BAC BAC BAC BAC	SPL C, 4107 SPH IR, 4108 #1. R BUF, TEMPZ 4106	GOTO NEXT STACK POSITION DETERMINE IF INC HIGH BYTE INC HIGH BYTE OF STACK POINTER SEPERATE FIRST PASS FROM SECOND SET UP FOR SECOND PASS STORE BYTE IN BUFFER START SECOND PASS	TE SECOND			
4108: 4109:	MOV MOV RTS	TEMPZ, PCL BUF, PCH	THIS DOES BRANCH BACK TO MAIN ROUTINE; FOR THE RET INSTR	MAIN ROUTINE			
4125: 4126:	MOV JSR MOV(RADR) MOV(RADR) MOV(RSYDB) JSR JNC	#0, TEMPZ CLOCK SPL, ADRL SPH, ADRH #134, DBO MEMRD SPL	##XX 000* POP B, OUTPUT STACK POINTER STATUS BYTE => STACK READ INC STACK REGISTER PAIR	В, D, H, PSW AD			
4127:	BRIE CON E	SPH TEMPZ, 4126 #1 TEMPZ BUF, TBL11@3 4126					
* 12 6 :	BECVER SERVICE	BUF, TBL10@3. #3, @3, 4109 TEMP1 C, CARRY TEMP1 C, PAR TEMP1 C, AC TEMP1 TEMP1 C, AC TEMP1 C, AC TEMP1 C, ERO TEMP1 C, SIGN	STORE BYTE SIFT OUT ALL BUT PSW POP MOVE LOW ORDER BIT OUT SAVE FLAG MOVE OUT NEXT BIT SAVE AUX. CARRY NEXT BIT MOVE NEXT BIT SAVE ZERO FLAG NEXT BIT MOVE NEXT BIT MOVE NEXT BIT SAVE ZERO FLAG NEXT BIT MOVE NEX				
#150:	USR USR USR USR USR USR	FR(3), 1, 4 CLOCK PCRD BUF, TEMPZ PCRD BUF, TEMPW TBL13@3	**XX 40*0 CONDITIONAL JUMPS MI HAS 5 CYCLES GET LOW ADDRESS STORE IN TEMP REGISTER STORE IN TEMP REG DO CONDITION	UMPS			
	!		•				

C.10.

4151,4152,4153,4154

TBL13: BYT

4151:

04, ZERO, 4155 4158

A8060N	SOR	A1 07/15/61	07/15/81 12:13 HP21	F 80	792 RECS	VA TECH	PRINTED 09/12/81 20:02	PAGE 011
4152:	BRU	64, CARRY, 4155 4158	55 ; JC, JNC					
4153:	969	Ot, PAR, 4155	JPO,JPE	u				

JPO, JPE	CONDITION NOT MET	DO BRANCH BY REPLACING PROGRAM COUNTER.	**XX 00** JMP, OUT, XTHL, DI		**00 00** JMP UNCOND SAVE LOW ADDRESS GET HIGH BYTE SAVE HIGH BYTE GOTO TRUE PART OF CONDITIONAL	**0* 00** OUT	OUTPUT AND INPUT INST USE BOTH UP&LOW STATUS WORD => OUTPUT SET UP FOR WRITE DO !T	***0 00** XTHL	OUTPUT STACK POINTER TO READ TOP	STATUS => STACK READ	STORE BYTE INC STACK POINTER PAIR	OUTPUT STACK POINTER	STATUS => STACK READ GET NEXT BYTE SAVE BYTE	STATUS => STACK WRITE SET UP TO STORE H REG ON TOP	STACK POINTER	CHIPHT ADDRESS
#, PAR, 4155 ; JP0 4156	Ot, SIGN, 4155 ; JP,	TEMPY, PCH ; DO	TBL1463 ; **X	4156,4176,4180,4185	PCRD 840 BUF, TEMPZ SAV PCRD GET BUF, TEMPW SAV 4155 GOT	•	BUF, ADRIL BUF, ADRIH GOUTPU A1, BUF HEMR B1 B0 STATU	••••	••	#134, D80 ; STA		SPL, ADRL	SPH, ADRH #134, DBO MEMRD BUF, TEMPW	• • • • •	•	
4153: BEQ BRU	4154: BEQ 4158: RTS	4155: MOV MOV RTS	4175: BRU	TBL14: BYT	4156: JSR MOV JSR MOV BRU		HOV(RADR) HOV(RADR) HOV(RSYDB) BRU		MOV(RADR)				MOV (RADR) MOV (RSYDB) JSR MOV	JEK MOV(RSYDB) MOV	5 C C C	¥67

PAGE 012	
20:02	
09/12/81	
PRINTED	
VA TECH	
792 RECS	
_	

A8080H	8 08	A1 07/15/81 12:13 HP21	21 F 80 792 RECS VA TECH	PRINTED 09/12/8
	MDV(RADR) MDV(RSVDB) MDV JSR JSR MDV MDV RTS	SPH, ADRH #, DBO L1, BUF HENNR TENPW, H1	STATUS => STACK WRITE GET READY TO STORE L1 REGISTER STORE 17 SAVE HL VALUES	
4185:	MDV	#0, INTE	**00 ****	
4200:	S S S S S S S S S S S S S S S S S S S	IR(3), 1,4 CLOCK PCRD BUF, TEMPZ PCRD BUF, TEMPW TBL16@3	GET LOW BYTE OF ADDRESS STORE IT IN TEMP REGISTER GET HIGH BYTE OF ADDRESS STORE IN TEMP REGISTER	
TBL16:	3	\$201, \$202, \$203, \$204		
4 201:	BEQ RTS	O4, ZERO, 4206	; cz, cwz	
# 205:	BEQ RTS	●4, CARRY, 4206	CC, CNC	
4 203:	BE9 RTS	M. PAR, 4206	CPO, CPE	
#20#:	BEQ	64, SIGN, 4206	cp, ca	
4 205:	1.58 1.58 1.58 1.58 1.58	CLOCK PCRD BUF, TEMPZ PCRD RIF TEMPA	##00 ##0# CALL GET LOW BYTE STORE IT GET HIGH BYTE	
4206:	25	PCH BILE	DO CALL INSTRUCTION	
450 6 :	JSR JSR MOV(RADR)		THE PASS, DEC STACK POINTER ADVANCE TO NEXT CLOCK PULSE OUTPUT STACK POINTER	
	MOV(RSYDB) JSR MOV MOV MOV BRU	87H, AURH M. DBO M. DBO 1R, 4210 M. 1R PCL, BUF \$200		
4 210:	MOV MOV RTS	TEMPZ, PCL TEMPM, PCH	THIS DOES THE BRANCH	

C.12.

A1 07/15/81 12:13 HP21

ğ

A8080H

CALL AND ILLEGAL INSTR

4205,1100,1100,1100 ; CALL, DO, ED, FD

*0** XX**

TBL2263

TBL22:

4225:

4226:

4215:

MITS **XX 0*0* P GET REGISTER

STATUS => STACK WRITE ; OUTPUT STACK POINTER

CLOCK #0, IR TBL10@3, BUF DECSP CLOCK SPL, ADRL #4, DBO HENNR IR, 1176 #1, IR, 1176 #3, @3, 4207 TEMP1, TEMP1

IF DONE THEN RETURN

IS IT PUSH PSW?
YES, PUT FLAGS INTO TEMP1
STORE CARRY FLAG
SHIFT BYTE
SHIFT BYTE TWICE
STORE PARITY

STORE AUX. CARRY DUMMY BIT STORE ZERO FLAG

; SET UP FOR SECOND PASS STORE SIGN FLAG

AC, 07
TEMP1
TEMP1
ZERO, 07
TEMP1
SIGN, 07
TEMP1
TEMP1
TEMP1
TEMP1

C.13.

4250:

THIS PART DOES IMMEDIATE TYPE 8080 INSTRUCTIONS. DATA IS READ AND STORED IN BUF. TABLE 12 THEN DECODES THE PROPER INSTRUCTION.

PCRD #15, BUF, TEMPZ #15, A1, TEMPW TBL1202

4251, 4252, 4253, 4254 4255, 4256, 4257, 4258

TBL 12:

4251:

33

BUF, A1 A1, TEMP1 FLAGS

SET ALL OF THE FLAGS

Ş

CARRY, 4251 TEMPW 1251

4252:

1253:

4299:

TEMPZ #15, TEMPZ TEMPZ A1, BUF, A1 A1, TEMP1

* *** *** 58

W0808V	ğ	A1 07/15/81 12:13 HP21	1 F 80 792 RECS VA TECH PRINTED 09/12/81 20:02 PAGE 014
	2	FLVGS	SET FLAGS
ij			
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		ANI SET PARITY
4256 :	¥2	BUF, A1	XRI SET FLAGS
:N257:	85	BUF, A1 4296	ORI SET FLAGS
4258:		TENPZ #15, TENPZ TEMPZ A1, BUF, TENP1 FLAGS	*** *** CP! SET FLAGS
Ë € C•14	5458 5458 5458 5458 5458 5458 5458 5458	18, TEMP2 #56, TEMP2 TEMPW, TEMPW \$206	##XX X### RST RESTART INSTRUCTION IS THE LOCATION FOR CALL STRIP OFF WRONG BITS ####################################
	BRU	1BL19@3	*00* XX**
TBL19	EV1	4105,1100,4326,4330	RET, D9, PCHL, SPHL
4 326:	MOV NOV RTS	H1, PCL	PCHL
4330: 4335:	MOV MOV RTS	L1,SPL H1,SPH	
4375:	D.W.	TBL15@3	**XX *0** SEE TBL15
TBL15	3	1100,4380,4390,4395	CB, INPUT, XCHG, E!
4380:	JSR JSR MOV(RADR) MOV(RSYDB)	PCRD CLOCK BUF, ADRL BUF, ADRH #66, DBO	OUTPUT LACATION STATUS => INPUT

క్ట

B6228

REG(8) REG(3) REG(1)

; 8228 SIMULATOR L, TEMP6, D810, D10 INTCT

DI(1,6), DO(9, 16), D NSTBS(33), DB(N(34) NIOR(39), NIOM(40), DID(46,53), NI(54), EX(150), DBSC(151), W30(30), W25(25), W1

BEQ MOV BEQ MOV(W30) BRU

. DBSCK:

DBECK:

RESET SELFCALL FLAG CHECK DBE DO = DBI IN 30NS

, H1Z1: DBCK:

;DO = ALL 1'S IN 30NS ;CHECK DBIN FOR CHANGE

#255, DO DBIN, DBINO, STBCK #1, DBIN, DBH!

MEQ (M30)

BEQ (M45)

MOV (M45)

MOV (M20)

MOV (M20)

DBIN SELFCALL IN 45NS
DBE =0 THEN
RESET NOT MEN. READ
RESET NOT 10 READ
RESET NOT 10 READ
SET CONTROL SELF CALL
CHECK MINT

#0, NINTF #205, DBI, TEMP8 TEMP8, ICT STBCK

SELF CALL INST

#0, INTCT STBCK

#2, INTCT Z, NINTC INTCT STBCK

HOV(W30) HOV(W30) HOV BRU HINTC:

CALL CONT SIGNAL ROUTINE

SENT:

#1, DBSC #1, DBE LOH, L, TEMPB TEMPB, STBCK SPI, STBCK #255, DO NSTBS, TEMP1 MOV(W45) MOV(W45) MOV(W45) MOV(W45) MOV MOV

STBCK:

CHECK THE SPECIAL CONTROL INPUT DO = ALL 1'S IN 45NS CHECK FOR STROBE CHANGE

DBIN SELFCALL IN 45NS DBE =1 THEN LO=1?

<u>8</u>... <u>.</u>5

C.16.

```
PAGE 003
   PRINTED 09/12/81 20:02
VA TECH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             REESTABLISH CONTROL OUTPUTS
167 RECS
                                                                                                                                                                                                                                                                                                                      CHANGE IN BUS ENABLE?
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         RESET SELFCALL FLAG
; UPDATE CONTROL OUTPUTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     CONTROL SIGNALS OFF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           : DBO=DI IN 30 NS
   F 80
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;D80 = ALL 1'S
                                                                                                                                                                                                                                                                                                                                                                                                                   ; out?
A1 05/05/81 16:16 HP21
                                                                                                                                                                                                                                                                                                                   NBEN, NBENO, BENCK
Bi, Dio, HOLD
NBEN, Dis
LIM, L, TEMP8
TEMP8, LIR
DBIS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BEQ
BEQ
MOV(W30)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             DV(V10)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        60( M30) 60(
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         DV(W25)
DV(W25)
DV(W25)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ş
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ...<u>:</u>
C.18.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            UPDATE:
                                                                                                                                                                                                                                                                                                                                                                                 BENCK:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
L1R:
STCK:
DBOUD:
B6228
                                                                                                                                          MEDAL:
                                                                                                                                                                                                                                                                                              .
ENCK:
                                                                                                                                                                                                                    C8C1:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 DB18:
HOLD:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    OUT:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  äëëëë
Žëëëë
```

... ...

B6228

C.19.

ADI, OADI, ADD RSTFR: RCOFR: RBOFR: RAOFR: WRFR: OHFR:

WR, ONWR, WRITE WRD, OWRD, READ NEX2:

AI, OAI, PORTA NEX3: NEX4: NEXS:

81,081, PORTB NEX6:

CUI, OCUI, PORCU EXT: NEX8:

IF AREAD SELF CALL, NEW MODE O WHILE RD=0, GO
IF AN INPUT TO PORT B OCCURS WHILE RD=0, GO.
IF AN INPUT TO PORT B OCCURS WHILE RD=0, GO.
IF READ SELF CALL, THEN PROCESS A READ.
IF WATTE SELF CALL, THEN PROCESS A WRITE.
PROCESS A HOLD CHECK ON THE DATA INPUTS (THR).
PROCESS A HOLD CHECK ON THE DADRESS INPUTS (THR).
IF CHIP SELECT CHANGE ON ADDRESS INPUTS (TWA).
IF CHIP SELECT CHANGE ON ADDRESS INPUTS (TWA).
IF THE ADDRESS INPUTS CHANGED, PROCESS IT.
IF THE MRITE INPUT CHANGED, PROCESS IT.
IF THE WAS A CHANGE ON THE WRITE INPUT?
IF THE WAS A CHANGE ON THE READ INPUT?
IF PORT A INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE ON PORT A INPUT;
IF PORT A INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE IN PORT B INPUTS?
IF PORT B INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE IN PORT B INPUTS?
IF PORT C UPPER INPUTS?
IF PORT C LOPPER INPUTS?
IF PORT C LOPPER INPUTS?
IF PORT C LOPPER INPUTS?
IF PORT C LOWER INPUTS?
IF PORT C LOWER INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE ON PORT C LOWER INPUTS?
IF PORT C LOWER INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE ON PORT C LOWER INPUTS?
IF PORT C LOWER INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE ON PORT C LOWER INPUTS?
IF PORT C LOWER INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE ON PORT C LOWER INPUTS?
IF PORT C LOWER INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE ON PORT C LOWER INPUTS?
IF PORT C LOWER INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE ON PORT C LOWER INPUTS?
IF PORT C LOWER INPUTS CHANGED, PROCESS IT.
WAS THERE A CHANGE ON PORT C LOWER INPUTS?
IF PORT C LOWER INPUTS CHANGED, PROCESS IT. CLI, OCLI, PORCL

EXIO: MOV #0.EX :EXIT THE MODULE. DI, ODI, PORTD

NEX9:

THIS SECTION PROCESSES A RESET FUNCTION

#60 #60

C.20.

REST RSTER REST WILL NOW BE PROCESSED, CLEAR THE RESET WELDITY FLOW RESET REGISTER A TO ZERO. RESET REGISTER C LOWER TO 2H. RESET REGISTER C DATE OF A TO 2HOUT WITHOUT CHANGING MODE. RESET PORT A TO INPUT WITHOUT CHANGING MODE. RESET PORT C LOWER TO INPUT. RESET PORT C LOWER TO INPUT.
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

VA TECH F 80 A1 07/21/81 17:45 HP21

A8255V6 SOR

9

UPDATE VALUE OF NWR.

IF NWR HAS CHANGED TO 1, SET UP THE WRITE PROCESS.

IF READ IS ALSO SELECTED, DO NOTHING.

IF CHIP IS NOT SELECTED, DO NOTHING.

IF NWR HAS CHANGED TO 0, TREPARE FOR CHECKS ON CONSTANT ADDRESS AND CHIP SELECT INPUTS.

SCHEDULE DATA INPUT TRANSFER IN 100 NS.

SCLEAR A FLAG. ANY CHANGE OF ADDRESS INPUTS WILL SET THE FLAG. A TEST FOR 1 WILL THEN DETERMINE.

IF THE ADDRESS INPUTS CHANGED DURING THE WRITE ********************** THIS SECTION OF CODE PROCESSES A CHANGE ON THE WRITE INPUT PIN (NWR). RECURD CHANGE IN ADDRESS INPUTS MOV(M9) DI.D MOV #0, ADIH MEX4 70,01H MOV #1, WRF **≩**§ ₩60:

SET THE WRITE FLAG. THIS FLAG WILL BE CLEARED IF ANY ILLECAL ACTION OCCURS DURING THE WRITE OPERATION. BEFORE PERFORMING THE FINAL WRITE OPERATION. BEFORE PERFORMING THE FINAL WRITE HIS FLAG WILL BE CHECKED. THE WRITE WILL OCCUR ONLY IF THIS FLAG STAYS EQUAL TO 1 DURING THE ENTIRE WRITE OPERATION.

RETURN TO THE MAIN PROGRAM.

CLEAR A FLAG. THIS FLAG WILL BE SET IF ANY CHANGE OCCURS ON THE DATA INPUTS DURING THE REQUIRED HOLD TIME.

IF CHIP IS NOT SELECTED, THEN DO NOTHING.

IF CHIP IS NOT SELECTED, THEN DO NOTHING.

SCHEDULE SELF CALL IN 30 NS. TO CHECK FOR SCHEDULE SELF CALL IN 30 NS. TO CHECK FOR SCHEDULE SELF CALL IN 20 NS. TO CHECK FOR SCHEDULE SELF CALL IN 20 NS. TO CHECK FOR SCHEDULE SELF CALL IN 20 NS. TO CHECK FOR SETTING TO ADDRESS INPUTS. ******************* THIS SECTION PROCESSES THE SELF CALLS ASSOCIATED WITH THE WRITE OPERATION. BRU NEX4 BEG WRF, NEX4 BNE NCS, NEX4 MOV(W5) #1, DHSCF MOV(WB) #1, AHSCF

THIS SECTION CHECKS FOR THE REQUIRED HOLD TIME ON THE DATA INPUTS FOLLOWING THE RISING EDGE OF MWR. CLEAR THE SELF CALL FLAG. #0, DHSCF DIH, HV10 FV 10:

IF THE DATA INPUTS CHANGED DURING THE REQUIRED HOLD TIME, CANCEL THE WRITE OPERATION.
COTHERWISE, PROCEED.
CICLAR FLAG TO INDICATE CANCELLATION OF WRITE.
IF WRF=0, CANCEL THE WRITE COMPLETELY.
WRF=1, WRITE IS ALL RIGHT. SCHEDULE WRITE

C.22.

7

8

A8255V6

SELF CALL IN 270 NS.
BRU DHFR SETURN TO THE MAIN PROGRAM.

MNSC: MOV #0, AHSCF ; CLEAR THE SELF CALL FLAG.

BNE ADIH, AVIO ; IF THE ADDRESS INPUTS CHANGED DURING THE WRITE OPERATION.

MOV ADI, ©1 ; OPERATION, CANCEL THE WRITE OPERATION.

SAVE SAVE STATEMENTS OF PROCEED.

AVIO: MOV #0, WRF ; CLEAR A FLAG TO INDICATE CANCELLATION OF THE WRITE OPERATION.

BRU NEXI ; RETURN TO THE MO.

BRU NEXI ; RETURN TO THE MO.

AHSC:

AV10:

THIS SECTION CHECKS FOR CONSTANT ADDRESS INPUTS AND CHIP SELECT INPUTS DURING THE WRITE OPERATION.

CLEAR SELF CALL FLAG. IF NRD IS 1, THEN CONTINUE. OTHERWISE, CANCEL BOTH THE READ AND THE WRITE.

#0, WRSCF NRD, WRSCC

WRFR #0, WRF ATAB61

MRSC:

PRESENT PROPERTY PROP

B8

C.23.

THIS SECTION PROCESSES THE WRITE OPERATION IF ALL REQUIRED CONDITIONS ARE MET.

ATAB:

BRANCH TABLE TO SELECT THE PORT TO E WRITTEN INTO.

8

RETURN TO MAIN PROGRAM,
TURN OFF WRITE FLAG SINCE THE WRITE WILL NOW
TO COMPLETION.
INDEXED BRANCH. SEE ATAB DECLARATION BELOW.

WATABEZ

BRC

THIS SECTION SELECTS THE MODE FOR THE PORT A WRITE OPERATION

JUSE INDEX REG TO SELECT THE MODE OF PORT A.

BRANCH TABLE FOR PORT A MODE SELECTION

A WHEN IN INPUT MODE. A WHEN IN INPUT MODE.

WRITE TO PORT A IN MODE ATTEMPT TO WRITE TO PORT A IN MODE ATTEMPT TO WRITE TO PORT A IN MODE WRITE TO PORT A IN MODE

PAMON WRFR PAMIN WRFR PAMEN

877 877 877 877 877

YATAB:

PAGE 004

SATTEMPT TO WRITE TO PORT A WHEN IN INPUT MODE. SWRITE TO PORT A IN MODE 2. SATTEMPT TO WRITE TO PORT A WHEN IN INPUT MODE.

WRFR PARZY WRFR

871 871

*

A6255V6

-

THIS SECTION WRITES TO PORT A IN MODE O

¥04.

٨,٨ MOV D, A

THE OUTPUT CHANGE IN 50 NS. WRITE TO PORT A.

RETURN TO MAIN PROGRAM

THIS SECTION WRITES TO PORT A IN MODE 1. ; TEMPORARY EXIT. BRU WRFR

≱41¥:

THIS SECTION WRITES TO PORT A IN MODE 2.

AMEN: BRU WRFR ;TEMPORARY EXIT;

THIS SECTION PROCESSES A WRITE TO PORT B.

BRANCH TO PORT B WRITE ROUTINE. BRU WBTAB®3

BRANCH TABLE FOR PORT B WRITE

ö

PROCESS A WRITE TO PORT B IN MODE ERROR CONDITION.
WRITE TO PORT B IN MODE 1.
ERROR CONDITION.

WBTAB:

THIS SECTION PROCESSES A WRITE OPERATION TO PORT B IN MODE 0.

BRU WRFR

PBMOM:

HE GUIZUT CHANGE IN 50 NS. WRITE TO PORT B. SCHEDULE THE GUTZUT CHA RETURN TO MAIN PROGRAM. THIS SECTION PROCESSES A WRITE OPERATION TO PORT B IN MODE 1. PRINTED 09/12/81 20:02

VA TECH

661 RECS

F 80

A1 07/21/81 17:45 HP21

క్ష

A8255V6

PONTX:

C.25.

GCON1:

201. 201. 1.

GCOM:

:: 85

POVEX:

A&255V6

en en :	877 1877	BIT	. W	PROCESS A
8	ECTI	£	ON PROCESSES A	**************************************
∓ -~ ∞	i Ză	1000	D(0),1,8 D(1),3,7 BITARRA	######################################
(C)		RES		SET THE RIT.
6 C	818 E E	67, C		RESET THE APPROPRIATE BIT OF REGISTER C.
.	2			SET THE BIT
- E	ĕ ĕ	<u>ဗ</u> န္		CCMPUTE THE LOWER 4 BITS.
X.	5	2		SCHEDULE THE OUTPUT CHANGE IN 50 NS.
- X	ă≥	38		SCOMPUTE THE UPPER 4 BITS SCU= 147 NJBBLE OF C.
I	8 ≥		MOV(WZ) 66, CUO BRU WRFR	SCHEDULE THE OUTPUTS IN 50 NS. RETURN TO MAIN PROGRAM.

PUT PORT A STATUS IN INDEX REG 2.
PUT PORT B STATUS IN INDEX REG 3.
PUT PORT C UPPER STATUS IN INDEX REG 4.
PUT PORT C LOWER STATUS IN INDEX REG 5.
A CHANGE IN PORT MODE WILL CAUSE ALL OUTPUT PORTS
TO BE CLEARED. THIS SECTION PROCESSES A CONTROL WORD WRITE TO CHANGE THE STATUS OF PORTS.

C.26.

CTLM:

F 80 A1 07/21/81 17:45 HP21

8

A8255V6

RETURN TO MAIN PROGRAM

THIS SECTION PROCESSES A READ OPERATION

NRD, ONRD NRD, READ1 (2) (7255, DO

⋛

READ:

READ2

SAVE MEN VALUE OF NRD.

IF MRD HAS CHANGED TO 0, SET UP THE READ.

FILOAT THE DATA BUS IF NRD CHANGED TO 1.

FETURN TO MAIN PROGRAM.

IF CHIP IS ALSO SCHEDULED, CANCEL BOTH.

IF CHIP IS NOT SELECTED, THEN DO NOTHING.

SET FLAG TO BEGIN READ SEQUENCE. IF ANYTHING SET FLAG DOER NOW DURING THE READ. THIS FLAG WILL BE THE READ OPERATION UNLESS THIS FLAG MENAINS SET DURING THE ENTIRE READ SEQUENCE.

CLEAR A FLAG TO CHECK FOR ADDRESS CHANGES.

LOAD PORT CODE INTO 1DR 1.

BRAMCH TO APPROPRIATE READ SUBROUTINE.

READ FROM PORT A.

READ FROM PORT A.

READ FROM PORT C.

READ FROM PORT C.

READ FROM PORT C.

READ ERROR. DO NOTHING.

CANCEL THE WRITE OPERATION.

933777593

ROTAB:

READZ:

THIS SECTION PROCESSES A READ FROM PORT A.

PAR: RATAB:

BRANCH TO APPROPRIATE PORT A READ ROUTINE. READ ERROR. PORT A IS DEFINED AS OUTPUT.

C.27.

RITATE ROUTINE HODE ZERO.

A IS OUTPUT.

HODE 1.

A IS OUTPUT.

MODE 2.

A IS OUTPUT. AI, OAI INATBEZ NEXG INAMO NEXG INAMI NEXG INAME NEXG INAME INATB:

ö TO PORT A IN MODE

TERMINATE TRANSFER IF NRD=1.
MOVE ADDRESS SELECT CODE TO TEMPORARY REGISTER.
IF ADDRESS CODE IS NOT PORT A, TERMINATE PROCESS.
SCHEDULE A TRANSFER FROM A TO D IN 50 NS.
TERMINATE THE INPUT PROCESS. SCHEDULE A TRANSFER TO PORT A IN 50 NS. HOV (W2) BME HRD HOV @1, BME PBF HOV #1, 3

INPUT TO PORT A WHILE RD=0.

CLEAR FLAG. MOV #0, RADF Mosc:

本語が代表

PORTA:

UPDATE PORT A VALUE

THIS SECTION PROCESSES A CHANGE IN PORT A IMPUTS.

TECH	
*	
RECS	
99	
8	
<u>.</u>	
_	
_	

07/21/81 17:45 HP2

7

ž

A6255V6

1 10 4...

BME MRD, RAOFR; IF MRD=1, DO NOTHING.
MOV(W10) A,D; SCHEDULE TRANSFER FROM A TO D IN 150 NS.
MOV(W10) #1, RDSCF; SCHEDULE READ SEFL CALL IN 150 NS.
BRU RAOFR; RETURN TO MAIN PROGRAM.
BRU MEX6; TERPORARY EXIT.
BRU MEX6; TERPORARY EXIT.
BRU MEX6.

THIS SECTION PROCESSES A CHANGE ON PORT B MOUTS

PORTB: HBTB:

BRANCH TO THE APPROPRIATE ROUTINE.
INPUT ERROR. PORT B IS OUTPUT.
INPUT TRANSFER TO PORT B IN WODE 0.
INPUT ERROR. PORT B IS OUTPUT.
INPUT TRANSFER TO PORT B IN WODE 1.

INPUT TRANSFER TO PORT B IN MODE D.

SCHEDULE THE TRANSFER TO PORT B IN 50 NS.
IF NRD=1, TERMINATE THE TRANSFER.
IF PORT B IS NOT SELECTED, TERMINATE PROCESS.
SCHEDULE A TRANSFER FROM B TO D IN 50 NS.
TEMPORARY EXIT.

BENE WRI

B IN MODE 1. WEXT #1, RBOF INPUT TRANSFER TO PORT MOV(M2)

TEMPORARY EXIT. BRU MEX7 HBM1:

TRANSFER TO PORT B IN MODE O WHILE NRD=0.

MOV #0, RBOF BME NRD, RBOFR MOV(W10) B, D MOV(W10) #1, RDSCF BRU RBOFR RBOSC:

CLEAR FLAG.
IF NRD=1, DO NOTHING.
IFANSFER PORT B TO PORT D IN 150 NS.
SCHEDULE THE OUTPUT TO DATA BUS IN 150 NS.
RETURN TO MAIN PROGRAM.

THIS SECTION PROCESSES A CHANGE IN PORT C UPPER INPUTS.

JUPDATE PORT C UPPER, BRANCH TO THE APPROPRIATE ROUTINE. INPUT ERROR. PORT C UPPER IS OUTPUT INPUT PORT C UPPER. CUI, OCUI

3 HCUT: INPUT FORM PORT C CONTINUES.

IF PORT A IS MODE 0 , CONTINUE PROCESSING

OTHERWISE, TERMINATE TRANSFER TO PORT C UPPER. SCHEDULE A TRANSFER TO PORT C UPPER IN 50 NS. IF RD=1, TERMINATE THE DATA TRANSFER. MOV(W2) CUI, CU

CICON:

ί,,

C.30.

₹

Š

A8255V6

JIF REGISTER C IS NOT SELECTED, TERMINATE PROCESS, BEGIN A TRANSFER FROM PORT C TO D IN 50 NS. RETURN TO MAIN PROGRAM.

#2, €1, NEX6 W2) #1, RCOF NEX6 ANE #2, MOV(W2) BRU NE)

THIS SECTION PROCESSES A CHANGE ON PORT C LOWER INPUTS.

UPDATE VALUE OF PORT C LOWER.
BRANCH TO THE APPROPRIATE SUBROUTINE.
INPUT ERROR. PORT C LOWER IS OUTPUT.
INPUT PORT C LOWER.
CONTINUE ONLY IF PORT A IS MODE 0.

INCLT: PORCL:

¥CL:

OTHERWISE, TERMINATE THE PORT C INPUT ROUTINE. CONTINUE ONLY IF PORT B IS MODE 0.

#0, @2, CLCON #1, @2, CLCON NEX9

#0, @3, CLON #1, @3, CLON NEX9

CLCON:

OTHERWISE, TERMINATE THE PORT C INPUT ROUTINE. IRANSFER DATA TO PORT C LOWER IN MODE 0. IF NRD=1, TERMINATE THE PROCESS.

(WZ) CLI, CL MRD, NEX9 #2, €1, NEX9 WZ) #1, RCOF NEX9

₹

CLOM:

BEGIN TRANSFER OF C TO D IN 50 NS. RETURN TO MAIN PROGRAM.

SELF CALL TO TRANSFER REGISTER C TO

CLEAR FLAG.
IF NRD=1, TERMINATE THE TRANSFER.
MOVE DU TO IT.7
MOVE PORT C UPPER TO C
ROTATE 4 POSITIONS.

MOVE C LOWER TO LOW NIBBLE OF

SCHEDULE TRANSFER FROM CU,CL TO D IN 150 NS. SCHEDULE COMPLETION OF READ OPERATION. FETURN TO MAIN PROGRAM. MOV #0, RCOF
BNE NRD, RCOFR
1DX CU(0), 4, 7
MOV @7, C
ROR C
ROR C
ROR C
ROR C
ROR C
ROR C
ROY C

THIS SECTION PROCESSES A CHANGE ON PORT D INPUTS.

JUPDATE VALUE OF PORT D.

SET FLAG TO INDICATE THAT DATA INPUTS HAVE CHANGED. THIS FLAG IS CHECKED LATER TO TEST FOR REQUIRED DATA HOLD TIMES.

JEN MR IS NOT = 0, DO NOT INPUT DATA.

JECHIP IS NOT SELECTED, DO NOTHING.

SCHEDULE THE DATA INPUTS IN 100 NS.

01,00 11,011 **≩**§

PORTD:

MAR, NEX10 HCS, NEX10 19) D1, D (¥9) D NEX10

大学 はいい

C.31.

RCOSC:

AB251V5

F 80

REG(1) MODE, ORESET, TEMPT, NDSRO, PAR, RXDO, TPF, ISHF, IPAR
REG(1) IBRR, BRKO, NCTSO, NRDO, NCSO, NWRO, SYNBDO, SBD
PIN D1(1,8), DO(9,16), RESET(17), CLK(18), WRK(19), NRD(20)
PIN NCS(21), ATG(23), NTG(24), RXD(25), TXD(26)
PIN RXBDY(27), TXRDY(28), TXEMPTY(29), NDTR(30), NRTS(31)
PIN RXBDY(27), TXRDY(28), TXEMPTY(29), NDTR(30), NRTS(31)
PIN RXBDY(27), TXRDY(28), TXEMPTY(29), NDTR(30), NRTS(31)
PIN RXBDY(27), TXDO(28), TXEMPTY(29), NDTR(30), NRTS(31)
PIN RXBDY(27), TXDO(28), WS(50), WS(700), WT(700)
EVM WO(0), WI(150), WS(51), MSCF(151), MSCF(152), MSCF(151), MSCF REG(8) RP,RS,TP,TS,MR,CR,STATINP,STATUS,WDI,DIO,TEMP8,TEMPA REG(1) GCTR, ICTR,TEMP4 REG(1) MODE,ORESET,TEMP1,NDSRD DAD TOTAL

BNE RESET, MEXTS
BEQ ORESET, DATCK
MOV #1, MODE
DATCK: BEQ D1, D10, NEX1
MOV(W5) D1, WD1
NEX1: BEQ NGS, NEX2
BEQ NGS, NGSO, NEX6
NEX2: BEQ NRD, NRDO, NEX3
BEQ NRD, CNDCK
NEX2: BEQ NRD, CNDCK
MOV(W2) #255, D0
BRU NEX6
NEX2: BEQ NRD, CNDCK

CHECK NRD CHECK NRD DO = HIZ IN 50 NS

CHECK CND COUTPUT STATUS IN 100P

CNDCK: BEQ CND, RDATA MOV(W3) STATUS, DO BRU NEX3

SUTPUT DATA IN 100NS
RXRDY =0 IN 150NS
RXRDY STATUS =0
CHANGE IN NWR?
CHECK NWR
SCHEDULE WRITE SELFCALL
COMMAND OR DATA?
TYRDY STATUS=0
UPDATE STATUS IN 14TCY
UPDATE STATUS RDATA: MOV(W3) RP, DO
MOV(W1) #0, RXRDV
BIR #1, STATINP
MOV(W7) STATINP, STATUS
NEX3: BEG WNR, NWRO, NEX4
MOV(W5) #1, WSCF
BONE CND, MEX4
BONE CND, MEX4

CTXRD

; NDTR=0 IN 2US ; CHECK DTR RIM, CR, TEMP8 TEMP8, DTRR (WG) #0, NDTR

SS:

:NDTR=1 IN 2US ;CHECK RTS CR, TEMP8

DTRR: I CRTS:/

:NRTS=1 IN 2US CHECK WRITE SELF CALL FLAG :NRTS=0 IN 2US

RTSR: MOV(W6) NEX4: BEQ WSC

HWR STILL LOW? CHECK CND MOVE DATA TO TRANSMIT REG

C.33.

A8251V5

```
RESET PARITY, OVERRUN AND FRAMING ERRORS
                                                                                                                                                                                                                     NEXT COMMAND WILL BE A MODE COMMAND BREAK CHAR?
                                                                                                                                                                                                                                                                                                                                                                    STORE MODE FLAG
STORE MODE WORD
TP EFFECTED TOO
INDEX REG 1 GETS BAUD RATE FACTOR
INDEX REG 2 GETS CHAR LENGTH
                                                                                                                                                                                                                                                           SET UP BREAK
START OUTPUTTING BREAK.
KILL PREVIOUSLY WRITTEN DATA
                                                                                                                                                                                         CHECK INTERNAL RESET FLAG
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PARITY ENABLED?
                                                                 CHECK MODE FLAG
TP IS EFFECTED TOO
SET UP CONTROL REG
CHECK ERROR RESET FLAG
                                                                                                                                                                                                                                                                                                                                                                                                                                                    FORM CHAR LENGTH COUNT
SET TP FLAG TO 1 SET TXRDY STATUS BIT.
                                                                                                                                                                                                                                                                                                                  SET UP NO BREAK
                                                                                                                                                                                                                                                                                                                                           ; UPDATE TXRDY.
                                       UPDATE TXRDY.
                        STATINP, STATUS
                                                                                                                                                                 ATINP
TATINP, STATUS
                                                                                                                                                                                                                                                                                                                                        TXR11:
                                                                                                                                                                                                                                                                                                                                                                     HODE
                                                                                                                                                                                                                                                                                                                 HOBR:
                                                                   2000
                                                                                                                                                                                                                                                                                                                                                                                                     C.34.
```

PARIE

I, TEMP8, TEMP8 STOPB: ADD

167M, MR, TEMP8 EMP8, 03 EXS: #7, STATINP ; RESET NDSR STATUS NOV(W7) STATINP, STATUS, UPDATE STATUS IN 14TCY

; IR5 =S CHAR LENGTH +PAR +1 STOP BIT

; IR4 =S CHAR LENGTH +PAR

PB, TEMP8

HINDEX REG 3 GETS # OF STOP BITS CHANGE IN NDSR?

RESET NOSR STATUS

```
WCTS TRANSITION?
UPDATE NCTS.
UPDATE TXRDV PIN.
CHECK OUTPUT SELFCALL FLAG
RESET SELFCALL FLAG
IF BREAK IS SET, QUIT OUTPUTTING.
                                                                                                                                                                                                                                                   COUTPUT EVEN PARITY OR BREAK CHAR
                                                                                                                                                                                           END OF PARITY SHIFT?
                                                                                                             SHIFT TRANSMITT REG
CUTPUT DATA
FORM ODD PARITY
                                                                                       END OF DATA SHIFT?
                                                                                                                                                                                                                          EVEN OR ODD PAR?
                                                                                                                                                               SCHEDULE SHIFT
   NCTS, NCTSO, NEX65
NCTS, NCTSO
                                                                                                                                                                                                                         EMP8, OPAR
                                                                                                                                                                                                                                                             O) PAR, TXD
                                      MEX65: BEQ OSCF, NEXT
                                                                                                                                                            SHFTSKED
NEX6: BEQ
MOV
                                                                                                                                                                                                                                                             OPAR: MOV
OCINC: IN
                                                                                                                                                                                     PARTY:
```

:1 AND 1 HALF OR 2 STOP BITS?

SONLY ONE STOP BIT?

COUTPUT 1ST STOPBIT OR BREAK CHAR

WO) #1, TXD

SHFTSKED

SR SHFTSKED

SBITS: MOV

SCHEDULE SHIFT

:1ST STOP BIT SHIFTED?

TXD LOW IN 6.51USEC

TXD LOW IN 26.04 USEC TXD LOW IN 52.08 USEC

ORED #1, SBD

102: 103:

#1, SBD

MOV(W11) #1, SBD BRU ORED

TXD LOW IN 13.02 USEC NOV(W11) #1, SBD

#1, SBD

288175:8RU TAB2@1 200: MOV #0,EX 201: MOV(W8) #1,S8


TXD LOW IN 104.16 USEC TXD LOW IN 52.08 USEC

203: MOV(W12) #1, SBD BRU ORED

202:

SET TXEMPTY STATUS IN 14 TCY

MSB



A8251V5

PAGE 004

PRINTED 09/12/81 20:02

TXEMPTY=1 IN 14TCY

NEXT:

SER!

IS A INP SHIFT IN PROCESS? HF, FLCK!
VI, EMP1
VI, RXBO, TEMP1
VI, FLCK

:RXD HI-LO TRANSITION?

SCHEDULE START BIT TEST

SELFCALL IN 6.51USEC

SELFCALL IN 26.04USEC

11, 158CF

303: FLCK:

I, ISSCF

300: 302:

SELFCALL IN 52.08 USEC
CHECK INP START SELFCALL FLAG
RESET FLAG
SET INPUT SHIFT FLAG
INIT INPUT COUNTER
INIT INPUT CHITY
INIT INPUT CHECK

FLCK1

CHECK INPUT SELFCALL FLAG

END OF DATA BITS?

GET SERIAL INPUT FORM BREAK CHECK SHIFT SER INP REG FORM INPUT PARITY INC INPUT COUNTER SCHEDULE INPUT SHIFT

END OF PARITY SHIFT?

PARITY?

R, TEMPS

FORM BREAK CHECK EVEN OR ODD PARITY?

HR, TEMP6 MP, ODO MP, PAR MR, 1PAR R, RXD, 1PER

SET PARITY ERROR STATUS UPDATE STATUS IN 14TCY HIPPUT SHIFT SELFCALL SCHEDULE CHECK PARITY

CHECK FOR STOP BIT FORM BREAK CHECK

RODCK:

I PER: <u>\$</u>

999

C.36.

A8251V5

VA TECH

SET TXRDY & TXEMPTY STATUS BITS.

MOV #00, ISHF
MOV(WT) STATINP, STATUS
BRU MEXA
NEXTS: BIS #0, STATINP
BIS #2, STATINP
BIS #2, STATINP
JSR CTXRD

UPDATE TXRDY.

UPDATE VARIABLES

WO) #1, TXEMPTY WO) #1, TXD 1, 500 1, 010 SET, ORESET SR, NDSRO

HEX8:

RESET ISHF UPDATE STATUS IN 14 TCY

SET OVERRUN STATUS BIT

OER: BIS #4, STATINP RPUP: MOV RS, RP

BREAK CHAR?
SET BREAK DETECT PIN.
JUPDATE STATUS
SET FRAMING ERROR STATUS
CHECK FOR OVERRUN ERROR
FAXRDY = 1 IN 4TCY
SET RXRDY STATUS

CHECK NCTS SCHEDULE START BIT IN 50NS(ASSUMED) RESET TXEMPTY STATUS IN 14TCY

CHECK TXEN

CR, TEMPS

TXCTS

C.37.

RESET TXEMPTY PIN ALSO SCHEDULE FIRST BIT SHIFT INITIALISE OUTPUT COUNTER ZERO PARITY ZERO TP FULL FLAG

SELFCALL IN 104.16 USEC

WHICH BAUDRATE?

302:NOV(V11) #1, 18CF

SELFCALL IN 13.02 USEC

SELFCALL IN 52.08 USEC

PARA T REG TO SER TREG

WHICH BAUDRATE?

RET: NTS SHFTSKED: BRU TABABI 400: NDV /0, EX 401: NDV(NB) /1, OSCF

102: NOV(V11) #1,08CF

RTS 503:MOV(W12) #1,1SCF RTS CTXRD: BNE NCTS, RTXRD
AND ROM, CR. TEMPS
BREQ TEMPS, RTXRD
AND ROM, STATINP, TEMPS
BEQ TEMPS, RTXRD
NDV (WI) #1, TXRDY

; IF D.B. BUFFER IS NOT EMPTY, SCHEDULE TXRDY=0.

IF NCTS=1, SCHEDULE TXRDY=0.

MTXRD: MTS RTXRD: MOV (W1) #0, TXRDV RTS TAB1: BYT 100, 101, 102, 10 TAB2: BYT 200, 201, 202, 20

TAB2: BYT 200, 201 TAB3: BYT 200, 301 TAB5: BYT 400, 401 TAB5: BYT 400, 401 TAB5: BYT 62 RIH: BYT 62 RIH: BYT 63 RIH: BYT 63

C.38.

క్ట

BUS

RETURN

```
PAGE 001
PRINTED 09/12/81 20:02
VA TECH
42 RECS
 F 80
07/15/81 12:16 HP21
 ₹
Ş
RAM32RB
```

```
SIMULATES ADDRESS RIPPLE
;4044 RAM TIMING,32 LOC
;SIMULATES ADC
16, NCS(17), RW(18)
(24,28), DID(29,36), EN(37). ARD(38), NWR(39)
51), SCDW(152)
                                                                                             ; NCS=(EN. (NRD'+WR')'=EN'+NRD.WR
                                                                                                                                                                              ; WRITE CURRENT DATA AT OLD ADDR
                                                                                                                                                                                                                         ; SCHED INT ADDR CHANGE; CHANGE IN NCS?
                                                                                                                                             ; ADDR CHANGE, READ OR WRITE?
                                                                                                                    ; INTERNAL ADDR SELF CALL?
                                                                                                                                                                                                                                                                                                                                                                            ENGT, DO ; OUTPUT DATA IN 100NS
                                                                                                                                                                                                                                                                                                                                                                                                                  PROAGATE INPUT DATA
                                                                         SIM EXT SEL LOGIC
                                                                                                                                                                                                     ; ADDR CHANGE?
                                                                                                                                                                                                                                                                                    CHANGE IN WR?
                                                                                                                                                                                                                                                                                                                                                        ; READ OR WRITE?
                                                                                                                                                                                                                                                             ; 00 =ALL 1'S
                                                                                              NW, TENP2
                                                                                                                                                                                                                                       HEXT:
                                                                                                                                                                                                     HEXE:
                                                                                                                                                                                                                                                                                    MCK:
                                                                                                                                                                                                                                                                                                                                              MEGS:
                                                                                                                                                                                                                                                                                                                                                                                                                                         Ë
```

```
REG(9) TEMPS, ADO

REG(1) WGSO, TEMPS (ADO)

REG(1) WGSO, TEMPS (ADO)
```

A1 09/11/81 16:45 HP21 TESTCPUL SOR

```
SIMULATES ADDRESS RIPPLE SADDRESS RIPPLE SADDRESS RIPPLE SADDB(18,25), EX(150), SCF(151) SADDR CHANGE?
                                                                                                                                                                                                                                                                                                                       120, #194
#0
#96
                                                                                                            SCHEDULE INT ADDR CHANGE
                                                                                                                                                                                                                                                                   COUTPUT DATA IN 100NS; UPDATE
                                                                                                                                                                                                       ; UPDATE
                                                                                                                                                                            R NCS, NCSO, TEMP1 ; CHANGE IN NCS7

9 TEMP1, UPDATE

9 NCS, NEXZ ; CHECK NCS

1(4)100) #255, DO ; UPDATE

700 NCS, NCSO ; UPDATE

700, EX ; EXIT
                                                                                                                                                                                                                                            EXIT
                                                                                                                                                                                                             HIZ: MOV(W100
UPDATE: MOV NC
TESTROM
                                                                                                                                                                             CSCK: XQ
                                                                                                                                                                                                                                                        NEX2:
                                                                                                                                  SCCK:
                                                                                                                                                                                                                                                                                                               ÄÄ
```

TESTRAM

; INITIALIZED TO RANTEST 19,27), EX(150), SCF(151) ADDR CHANGE?

SCHEDULE INT ADDR CHANGE

GS, NGSO, TEMP1 ; CHANGE IN NGS? ENP1, UPDATE GS, NEX2 ; CHECK NGS CSCK: XOR SCCK:

; UPDATE = ALL 1'S HIZ: MOV(W100 UPDATE: MOV NC NEX2:

COUTPUT DATA IN 100NS;UPDATE

Ë

8971 8971 8971 8971 8971 8971 8971 8971

C.47.

TRAM SOR

```
| REG(9) TEMPS, ADD | SIMULATES ADDRESS RIPPLE | PIN DO(1,0), WIS(9); INITIALIZED TO QCPU3S V3.3 | PIN DO(1,0), WIS(9); INITIALIZED TO QCPU3S V3.3 | PIN AD(1,0), WIS(9); INITIALIZED TO QCPU3S V3.3 | PIN AD(1,0), WIS(9); INITIALIZED TO QCPU3S V3.3 | PIN M350(350), WID00(100) | SCF(151) | SCR AD, ADO, TEMPS, SCCK | MOV(W350) AD, ADDB CHANCE? | BEQ TEMPS, SCCK | MOV(W350) AD, ADDB SCHEDULE INT ADDR CHANGE | MOV(W350) AD, SCF | SCHEDULE INT ADDR CHANGE | BEQ MCS, NEXZ | SCHEDULE IN NCS? | BEQ TEMP1, UPDATE | BEQ TEMP1, UPDATE | BEQ TEMP1, UPDATE | BEQ TEMP1, UPDATE | SCHECK NCS, NEXZ | SCHECK NCS | SCHEC
```

COUTPUT DATA IN 100NS

EXIT

NEX2:

Ë

C.50.

```
;INITIALIZED TO GCPU4S V4.3
19,27), EX(150), SCF(151)
                                                                                       SCHEDULE INT ADDR CHANGE
                                                                                                                                                                                                             COUTPUT DATA IN 100NS; UPDATE
TESTCPU4 SOR
                                                                                                                                          CSCK:X
                                                                                                                                                                                                     NEX2:
                                                                                                       SCCK
                                                                                                                                                                   HIZ:
                                                                                                                                                                                                                                                Ë
```

BYT 10, 1236, 146, 1194, 146, 10, 117, 128
BYT 11, 126, 1235, 1190, 1194, 146, 10, 1218, 10, 123
BYT 1205, 131, 11, 1210, 144, 10, 165, 165, 165, 185
BYT 1211, 122, 1116, 1150, 1116, 1170, 1102, 133
BYT 10, 1170, 117, 10, 10, 10, 107, 1189, 1194, 148
BYT 10, 1170, 117, 10, 10, 10, 107, 1189, 1194, 148
BYT 100, 113, 10, 10, 10, 10, 117, 118, 1194, 148
BYT 1249, 1175, 118, 1194, 148, 10, 1189
BYT 1249, 1175, 118, 1194, 1195, 1194, 1189
BYT 1269, 1175, 118, 1194, 1192, 1194, 1189

Appendix D

Test System

Data File

1. (a) 1. (b) 1. (b) 1. (c) 1. (c) 1. (d) 1.

D.1.

D.2.

D. 3.

; FIRST CALL TO START UP

D.4.

APPENDIX & Fault Experiments Summary

* 大學性 医原环 智

FAULT LIST

CHIP: 8080 CPU

PAULT DESCRIPTION Detected Program Not Control Detected Lost Push PSW results in A & PSW pushed onto stack in reverse order. PSW value on stack wrong WR appeared before data ** Detected by CPI #4H at ##75H XTHL writes H twice and L not at all DCR C decremented 80Hz at ##88CH ADD did not set AC flag correctly Incorrect CY flag after subtracting zero CY = 1 instead of ##81 instead of ##81 instead of CY SBI subtracted CY instead of CY Incorrect CY flag after subtracted CY instead of CY Incorrect CY flag after at ##88CH Detected by CMPH/JNZ ERR at ##88CH Detected by CMPH/JNZ ERR at ##88CH
Push PSW results in A & PSW pushed onto stack in reverse order. PSW value on stack wrong WR appeared before data ** Detected by CPI#4H at ##75H ##75H ##########################
Push PSW results in A & BPSW pushed onto stack in reverse order. PSW value on stack wrong WR appeared before data XTHL writes H twice and L not at all DCR C decremented 80Hz detected by CMPH/JNZ ERR at \$\$\mathscr{g}\$\mathscr{g}\$ the subtracting zero CY = 1 instead of \$\mathscr{g}\$ Improper RAL execution LSB wrong SBI subtracted CY instead of CY
Push PSW results in A & PSW pushed onto stack in reverse order. PSW value on stack wrong WR appeared before data WR appeared before data XTHL writes H twice and L not at all DCR C decremented 80Hz detected by CMPH/JNZ ERR at ##8CH ADD did not set AC flag correctly Incorrect CY flag after subtracting zero CY = 1 instead of ## Improper RAL execution LSB wrong SBI subtracted CY instead of CY ## Incorrect CY flag after Incorrect CY flag after Incorrect CY flag after
PSW pushed onto stack in reverse order. PSW value on stack wrong WR appeared before data *** *** *** ** ** ** ** **
reverse order. PSW value on stack wrong WR appeared before data ** ** ** ** ** ** ** ** **
on stack wrong WR appeared before data ** ** ** ** ** ** ** ** **
WR appeared before data * ** ** ** ** ** ** ** **
XTHL writes H twice and L not at all DCR C decremented 80Hz got \$\mathcal{g}\mathcal{g}\mathcal{H}\$ *
XTHL writes H twice and L not at all * DCR C decremented 80Hz
L not at all DCR C decremented 80Hz got ##H * detected by CMPH/JNZ ERR at ##8CH ADD did not set AC flag correctly Incorrect CY flag after subtracting zero CY = 1 instead of # Improper RAL execution LSB wrong * Detected by CMPH/JNZ ERR at ##8CH Detected by CMPH/JNZ ERR at ##8CH
DCR C decremented 80Hz
at \$98CH ADD did not set AC flag correctly Incorrect CY flag after subtracting zero CY = 1 instead of \$\mathcal{g}\$ Improper RAL execution LSB wrong * SBI subtracted CY instead of CY * Incorrect CY flag after
at \$98CH ADD did not set AC flag correctly Incorrect CY flag after subtracting zero CY = 1 instead of \$\mathcal{g}\$ Improper RAL execution LSB wrong * SBI subtracted CY instead of CY * Incorrect CY flag after
at \$98CH ADD did not set AC flag correctly Incorrect CY flag after subtracting zero CY = 1 instead of \$\mathcal{g}\$ Improper RAL execution LSB wrong * SBI subtracted CY instead of CY * Incorrect CY flag after *
Incorrect CY flag after subtracting zero CY = 1 instead of \$\mathref{g}\$ Improper RAL execution LSB wrong * SBI subtracted CY instead of CY * Incorrect CY flag after
Incorrect CY flag after subtracting zero CY = 1 instead of \$\mathref{g}\$ Improper RAL execution LSB wrong * SBI subtracted CY instead of CY * Incorrect CY flag after
Incorrect CY flag after subtracting zero CY = 1 instead of \$\mathcal{g}\$ Improper RAL execution LSB wrong * SBI subtracted CY instead of CY * Detected by CMPH/JNZ ERR at \$\mathcal{g}\$8CH
subtracting zero CY = 1
subtracting zero CY = 1
Instead of # Improper RAL execution LSB wrong * SBI subtracted CY
Improper RAL execution LSB wrong * SBI subtracted CY instead of CY * Incorrect CY flag after
ILSB wrong * SBI subtracted CY instead of CY Incorrect CY flag after * Detected by CMPH/JNZ ERR at \$\$\mathre{g}\$8CH
SBI subtracted CY instead of CY * Detected by CMPH/JNZ ERR at \$98CH
instead of CY * at \$\$8CH
instead of CY * at \$\$8CH
Incorrect CY flag after
Incorrect CY flag after DAA operation *
DAA operation *
Juan operation "
1 1 1
Incorrect parity flag * detected by JPO at \$952H
incorrect parity riag - detected by 3PO at \$9932h
Incorrect CY flag after detected by SBB C and JH
subtract and compare * at \$\mathcal{g}\$62H
instructions
Multiple register select *
on READ. Select B also
selects D
Multiple register select
on READ. Select C also *
selects L.
Multiple register select
on READ. Select H also *
selects_B.

PAULT LIST

CHIP: 8080 CPU

FAULT DESCRIPTION	7	EST RESU	LT	COMMENTS
	Detected		Detected	
Hultiple register select on READ. Select D also select B	 * 	l 		
Register C bit 3		i I	i	
Register C bit 5 stuck-at-1	! *	!	!	
CHA always sets bit 2 of of Accum.	*	! ! !	 	
WR pulse duration too short (about half of non. value)	 	! ! ! !	! ! ! !	
Parity flag determin- lation ignores bit 3. Treats it as stuck-at-1	! ! * !	l l l	! ! !	
Parity flag determin- lation ignores bit 3. Treats it as stuck-at-#	! ! *	! ! !	! ! !	
SYMC pulse is delayed till about the falling ledge of 62 clock	l l	 	•	Fault had no effect on the system performance.
Data Line D3,stuck-at-1		*	•	Hardware timer would Probably detect the fault
Data line stuck-at-9	*		i ————	
Reset pin open (stuck-at-1)	*	i i	i	8080 CPU does not function hardware timer should detect the fault
Interrupt pin open (stuck-at-1) 	 * 	l l l t		Results in RST7 which causes a call to address 8938H. The test program incidentally, starts at the same location. Timer idetected
Incorrect register select on READ & WRITE (select H selects B)	*	! ! L	! ! #	
Incorrect register select on READ & WRITE (select R selects C)	 •	! !	 	
Hultiple register select on write (Write E also writes to C)	*	I I	f t	

FAULT LIST

CHIP: 8080 CPU

FAULT DESCRIPTION	T1	est resu	LT	Comments
	Detected		Not Detected	
Multiple register select on WRITE (Write C also writes to B)	*			
Multiple register select on WRITE (Write C also writes to E)	*			
Multiple register select on WRITE (Write B also writes to D)	*			
Judge condition microperation says CY=0 when CY=1	*			
Ready line shorted to ground at time=10,000 NS	*			CPU wait state. Hardware timer should detect the fault.
DAA did not add 6H to low nibble	*		ı	detected by CMP/JNZ ERR a ##8C H
SBI did not move result to accumulator	*			ve .
				
				
		 		
			}	

FAULT LIST

CBIP: 8228

FAULT DESCRIPTION] T	est resu	LT	I COMMENTS
	Detected	Program Control Lost	Detected	
Blocks data out from 8080 by floating bus	*	l 		Detected by CPI 94H at 75H
BUSEW input shorted to ground	i *	! !		Bus is never disabled
BUSEN open (stuck-at-1)	! !	i I	*	Bus disabled
DBIW input (stuck-at-0)	*	! !		Hardware timer should detect the fault.
DBIW input open (stuck-at-1)		l I	*	† †
Data line 2 from 8080 open	. *			1
	!	! !		
	!	! !		
) 	 		
	! !	! !		
	1	! !		
	! !	i i		
	 	'		
	1	;		
	1	† 		

PAULT LIST

CHIP: BUS

FAULT DESCRIPTION	FAULT DESCRIPTION TEST RESULT		LT	COMMENTS
	Detected	Program Control Lost	Not Detected	
Data bus line 4 from open (stuck-at-1)		*		opcodes altered
Data bus line 2 from 8228 stuck-at-#		•		•
Short between data bus lines 4 & 5 from 8228		*		N
				
	-			
	-			

PAULT LIST

CHIP: ROM

PANTA DESCRIPTION	ULT DESCRIPTION TEST RESULT		T	COMMENTS	
	Detected	Program Control Lost	Not Detected	COTTOLAN	
Faulty decoder. If address is within the range for ROM, location IFH is read all the time address line ADS		*			
address line ADØ stuck-at Ø		*		halt reached early	
address line AD# stuck-at-#		*			
ROM is always selected			*		
CS stuck-at-1				Test incomplete Hardware timer should detect fault	
V line to ROM open Data bus from ROM at Hi-Z					
				.,	

PAULT LIST

CHIP: RAH

PAULT DESCRIPTION] T	est resu	LT	Comments
	Detected	Program Control Lost	Not Detected	
address line AD2 stuck-at-#	{ } {) 	 *	
address line AD2 stuck-at-1	ł	i !	*	
Decoder in RAH ignores most mignificant address bit. Only lower half of memory can be accessed	 	 	•	Test incomplete Hardware timer should detect the fault.
Data line D1 stuck-at-#	i i	*	i I	
Data line D1 stuck-at-1	; 	 +	! ! !	
Data bit 3 stuck-at-#	!	! !		Accumulator contains 91H instead of SAAH
Data line 3 stuck-at-1	 	! !	Ì	Test incomplete Hardware timer should detect the fault
	1 1 1	[]	! !	
	i !	i !	i i	
	! !	† 	! ————— !	
	 	! !	 	
	¦	! !	 	!
	} 	 	 	
	 - -	i ! !	i ! i	
	<u>. </u>	<u> </u>	İ !	
	İ	İ	i	!

PAULT LIST

FAULT DESCRIPTION	7	EST RESU	LT	COMMENTS
	Detected		Not Detected	[
TREMPTY & TRRDY status bits do not get set to 'l' at the end of Reset mode word & command word	•			Test program gets stuck in a status check loop. Detected by hardware times
Data line DØ open (s-a-1)	*			
Data line DØ stuck-at-Ø	*			hardware timer should detect the fault
WR shorted to ground	•			hardware timer should detect the fault
Reset line open (stuck-at-1)	•			
No stop bit transmitted	•			<u></u>
Status register s-a-#	*			Test program gets stuck in a status check loop. De- tected by hardware timer
Output parity always even			*	Chip was configured for NC parity-hence no parity checking
short between C/D & RD inputs	*			
short between WR & CS inputs			*	
short between CS & C/D inputs				hardware timer should detect the fault
RD stuck-at-#				
RD input open (s-a-1)	*			
C/D input stuck-at-#	•			hardware timer should detect the fault
C/D input open (stuck-at-1)	*			hardware timer should detect the fault

FAULT LIST

FAULT DESCRIPTION	T	est resu	LT	COMMENTS
	Detected		Not Detected	-
CS stuck-at-#	*			
WR input open (stuck-at-1)	*			
CS input open (stuck-at-1)	*			
8251 does not respond to read or write commands. Date bus to Hi-Z state	*			
On a data read, data re- mains stable for only 100NS after it is gated onto the bus	*	-		
Write pulse requires to be 500NS long instead of 250NS	*			
Both mode word and com- mand word are loaded in- to the command register.	*			hardware timer should detect the fault
Output counter OCTR stuck-at-all 1's	*			
	' 			
				

FAULT LIST

PAULT DESCRIPTION	TEST RESULT			COMMENTS	
	Detected		Not Detected		
Short between adjacent data input lines (D ₂ and D ₃)	*			Data read back is differ- ent from data output to the 8255	
data line shorted to ground (D ₇)	*			•	
data line open (D _g)	*				
delay for data appearing at an output port exces- sive (delay increase of 100NS)			٠	(chip not meeting time specifications)	
wrong bit is SET/RESET stuck-at-# on bit select line ##	•				
wrong bit is SET/RESET stuck-at-1 on bit select line #2	•				
Bit SET/RESET operation is reversed	•				
BIT reset does not work set works ok	•				
Bit set does not work Reset works ok	•				
Address pin open (A ₁) Address pin open (A _d)					
Port C does not work in split mode			*	Test routine does not test port C in split mode.	
Output drivers in the the 8255 fail (bit 5, port stuck at f)	*				
incorrect register se- lection (writing to port A results in writing to port B too)				not detected since data is same at both ports due to wraparound	
incorrect register se- lection (read from port port A results in data from port A & B			*	•	

FAULT LIST

	T	EST RESU	LT	COMMENTS
	Detected		Not Detected	
output driver in the 8255 fails. Bit stuck-at-l	*			
<pre>incorrect register se- lection (write to port A results in writing to port B)</pre>	*			
Port C lower (4 bits) stuck at Ø	*			
Hold times for address and data had to be too (300NS from end of write pulse)	*			chip not meeting timing specifications
Bit set/reset command clears port C output completely	*			
Reset fails to clear A & B			*	
Port A (input) bit 1 open	*			
Port B (input) bit 7 stuck-at-#	•			
Read port A operation fails (Data buffer does not get loaded from port A)			*	Data buffer contains data which was previously writ- ten to it.
A read operation always fails (Data bus tri- stated all the time)	*			
Pattern FFFH fails to be read correctly (pat- tern sensitive fault)			*	test program does not test using the pattern FF H
A write operation fails completely	*			
short between RD and CS of 8255	•			
short between RESET & WR of 8255	•			
Port A (input) bit I stuck-at-#		1		<u> </u>

FAULT LIST

FAULT DESCRIPTION	TEST RESULT			COMMENTS
	Detected	Program Control Lost	Not Detected	
Port B (input) bits 4 & 5 shorted	*			
Address pin stuck-at-# (A#)				
Address pin stuck-at-# (A ₁)	*			
short between address pins Ag & A ₁				
WR stuck-at-#				
WR open	•			
CS open	*			}
RD open	*]
	\ 			
<u> </u>	J	l	·]

Appendix F

MOVI RAM Test Program Listing

MOVING INVERSIONS TEST PATTERN MOVING INVERSIONS TEST PATTERN DAVE HAISLETT 7/7/81 SYMBOLS: RAMBEG = START ADDR OF RAM (XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	***								*
MOVING INVERSIONS TEST PATTERN DAVE HAISLETT 7/7/81 ***********************************	***	₹.	- YOM	ASM80		VERSIO	1.2		*
MOVING INVERSIONS TEST PATTERN DAVE HAISLETT 7/7/81 SYMBOLS: RAMBEG = START ADDR OF RAM (XXOOH) RAMEN = HICH BYTE OF RAMEG RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM) RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM) RSIZH = HICH BYTE OF RAMSIZ ** NOTE THAT RAMBEG, RAMEND, AND RAMSIZ MUST ALL HAVE A LOW BYTE OF ZERO (IE., THEY MUST BE OF THE FORM XXOO HEX.) ** NOTE THAT RAMBES INDERNET/DECREMENT BE OF THE FORM XXOO HEX.) ** NOTE THAT RAMBES INDERNET/DECREMENT BY COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS CLD PATTERN CLD PAT	***								*
MOVING INVERSIONS TEST PATTERN DAVE HAISLETT 7/7/81 SYMBOLS: RAMBEG = START ADDR OF RAM (XXOOH) RAMEH = HIGH BYTE OF RAMBEG RAMEH = HIGH BYTE OF RAMBEG RAMEH = HIGH BYTE OF RAMBIND RAMEH = HIGH BYTE OF RAMBIND RAMEH = HIGH BYTE OF RAMBIND RAMER = HIGH BYTE OF RAMBIND RAMEH = HIGH BYTE OF RAMBIND RAMEH = HIGH BYTE OF RAMBIND RAMEH = HIGH BYTE OF RAMBIND RAMEH = HIGH BYTE OF RAMBIND RAMBEG = START ADDR OF RAMBIND RAMBEG = START ADDR OF RAMBIND RAMBEG = STROYED AND BOOGUS ERRORS 'DETECTED ') RAMBEG = STROYED AND BOOGUS ERRORS 'DETECTED ') RAMBEG = STROYED AND BOOGUS ERRORS 'DETECTED ') RAMBIND = SQU RAMBEG RAMBIND = SQU RAMBEG RAMBIND = SQU RAMBEG RAMBIND = SQU RAMBED RAMBIND = SQU RAMBEND RAMBIND = SQU RAMB	* *	Ş E	- RA	TEST FO	R 8080,	8085			: :
SYMBOLS: RAMBEG = START ADDR OF RAM (XXOOH) SYMBOLS: RAMBH = HIGH BYTE OF RAMBEG RAMEH = HIGH BYTE OF RAMBEG RAMEH = HIGH BYTE OF RAMBEG RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM) RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM) RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM) RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM) *** NOTE THAT RAMBEG, RAMEND, AND RAMSIZ MUST BE OF THE FORM XXOO HEX.) *** NOTE THE FORM XXOO HEX.) *** COMPARISONS *** REGISTERS: A COMPARISONS *** REGISTERS: A COMPARISONS *** REGISTERS: A COMPARISONS *** NEW PATTERN *** OLD PATTERN ** OLD PATTERN *** OLD P		₩	= 9	NVERS I ON:	S TEST	PATTERN			*
SVMBOLS: RAMBEG = START ADDR OF RAM (XXOOH) RAMEN = HIGH BYTE OF RAMEND RAMEN = HIGH BYTE OF RAMEND RAMEN = HIGH BYTE OF RAMEND RAMEN = HIGH BYTE OF RAMEND RAMEN = HIGH BYTE OF RAMEND RAMEN = HIGH BYTE OF RAMEND RAMEN = HIGH BYTE OF RAMEND RAMEN = HIGH BYTE OF RAMEND RAMEN = HIGH BYTE OF RAMEND RAMEN = LOW BYTE OF SERO (IE., THEY MUST BE OF THE FORM XXOO HEX.) REGISTERS: B NEW PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN D SEALED. (IS STACK POINTER IS USED AS A 16 BIT REGISTER, INTERRUPTS MUST BE DESTROYED AND BOGUS ERRORS 'DETECTED.') HERMEN EQU I WOOH RAMENG EQU I WOOH RAMEND EQU I BOOH RAMEND EQU RAMEND'IOOH RAMEND EQU RAMEND'IOOH RAMEN EQU RAMEND'IOOH RAMEN EQU RAMEND'IOOH RAMEN EQU RAMEND'IOOH RAMEN EQU RAMEND'IOOH	***								*
SYMBOLS: RAMBEG = START ADDR OF RAM (XXOOH) RAMBH = HIGH BYTE OF RAMBEG RAMEND = (END ADDR OF RAM) +1 (XXOOH) RAMSIZ = RAMEND - (END ADDR OF RAMEND RAMSIZ = HIGH BYTE OF RAMEND RAMSIZ = HIGH BYTE OF RAMEND RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM) RALL HAVE A LOW BYTE OF ZERO (IE., THEY MUST BE OF THE FORM XXOO HEX.) REGISTERS: A COMPARISONS B NEW PATTERN C OLD	* 1	Š	VE HA	ISLETT		7/7/81			: :
SYMBOLS: RAMBEG = START ADDR OF RAM (XXOOH) RAMEND = (END ADDR OF RAMBEG RAMEND = (END ADDR OF RAME) RAMEND = (END ADDR OF RAME) RAMEND = HIGH BYTE OF RAMEND RAMEIZ = RAMEND - RAMENG (= #BYTES OF RAM) RAMSIZ = HIGH BYTE OF RAMENG RAMSIZ = HIGH BYTE OF RAMENG RAMSIZ = HIGH BYTE OF RAMENG ALL HAVE A LOW BYTE OF ZERO (IE., THEY MUST BE OF THE FORM XXOO HEX.) REGISTERS: A COMPARISONS B NEW PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN B NEW PATTERN C OLD PATT		******	****	******	*****	*******	******	*****	*
SYMBOLS: RAMBEG = START ADDR OF RAM! (XXOOH) RAMBH = HIGH BYTE OF RAMBEG RAMED = (END ADDR OF RAM! +1 (XXOOH) RAMEH = HIGH BYTE OF RAMBEG RAMES = RAMEND - RAMBEG (= #BYTES OF RAM!) RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM!) RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM!) REGISTERS: B COMPARISONS REGISTERS: B NEW PATTERN C OLD	***								*
RAMBED = (END ADDR OF RAME) RAMED = (END ADDR OF RAM)+1 (XXOOH) RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM) RSIZH = HIGH BYTE OF RAMSIZ ALL HAVE A LOW BYTE OF ZERO (IE., THEY MUST BE OF THE FORM XXOO HEX.) REGISTERS: A COMPARISONS B NEW PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C ADDRESS INCEMENT/DECREMENT H,L MEMORY POINTER IS USED AS A 16 BIT REGISTER, INTERNUTS MUST BE DISABLED. (IF STACK IS USED DUR NG THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') RAMBEG EQU TAONH RAMBEG EQU TAONH RAMBE EQU RAMBEG/100H RAMBH EQU RAMBEG/100H RAMSIZ EQU RAMBED/100H RAMSIZ EQU RAMBED/100H RAMSIZ EQU RAMBEN/100H	* :	SYMBOLS	••	RAMBEG		T ADDR OF	RAM (XX00H)		
RAMEG EQU THE STACK POINTER IS USED AS A I GOOH RAMBEG COMPANION OF RAMEND RAMSIZ = RAMEND - RAMBEG (= #BYTES OF RAM) RSIZH = HIGH BYTE OF RAMSIZ ALL HAVE A LOW BYTE OF ZERO (IE., THEY MUST BE OF THE FORM XXOO HEX.) C OLD PATTERN C OLD PATTERN C OLD PATTERN D, E ADDRESS INCREMENT/DECREMENT H, L MEMORY POINTER SP WRAP AROUND OFFSET HERAP AROUND OFFSET HERAP REGISTER, INTERNUTS MUST BE DISABLED. (IF STACK IS USED AS A 16 BIT REGISTER, INTERNUTS MUST BE DISABLED. (IF STACK IS USED DURING THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') HARABH EQU TAMBEG IOOOH RAMBH EQU RAMBEG/100H RAMBH EQU RAMBEN/100H RAMSIZ EQU RAMBEN/100H RAMSIZ EQU RAMBEN/100H RAMSIZ EQU RAMBEN/100H RAMSIZ EQU RAMBEN/100H RAMSIZ EQU RAMBEN/100H				KAMBH		BYIE OF K	AMBEG		
## NOTE THAT RAMBEG, RAMEND, AND RAMSIZ ## NOTE THAT RAMBEG, RAMEND, AND RAMSIZ MUST ALL HAVE A LOW BYTE OF ZERO (IE., THEY MUST BE OF THE FORM XXOO HEX.) REGISTERS: B NEW PATTERN C OLD PATTERN C OLD PATTERN C ADDRESS INCREMENT/DECREMENT H, L MEMORY POINTER IS USED AS A 16 BIT REGISTER, INTERRUPTS MUST BE DISABLED. (IF STACK POINTER IS USED AS A 16 BIT REGISTER, INTERRUPTS MUST BE DISABLED. (IF STACK IS USED DURING THE RAM TEST, PATTERN DATECTED.') RAMBEG EQU 1400H RAMBEG EQU 1400H RAMEND EQU RAMBEG/100H RAMEND EQU RAMBEG/100H RAMEND EQU RAMBEG/100H RAMEND EQU RAMBEG/100H RAMEND EQU RAMBED/100H RAMEND EQU RAMBEND - RAMBEG RSIZH EQU RAMBIZ/100H RAMSIZ EQU RAMSIZ/100H RAMSIZ EQU RAMSIZ/100H RAMSIZ EQU RAMSIZ/100H				RAMENU		AUUA 27 27 27	AMEND (XXOUR)		
## NOTE THAT RAMBEG, RAMEND, AND RAMSIZ MUST ALL HAVE A LOW BYTE OF ZERO (IE., THEY MUST BE OF THE FORM XXOO HEX.) *** NOTE THAT RAMBEG, RAMEND, AND RAMSIZ MUST BE OF THE FORM XXOO HEX.) *** COMPARISONS *** REGISTERS: A COMPARISONS *** REGISTERS: A COMPARISONS *** COMPARISONS *** COMPARISONS *** COMPARISONS *** COMPARISONS *** COMPARISONS *** COMPARISONS *** ADDRESS INCREMENT *** ADDRESS INCREMENT *** ADDRESS INCREMENT *** ADDRESS INCREMENT *** HEMORY POINTER IS USED AS A *** IN REGISTER, INTERRUPTS MUST BE *** DISABLED. (IF STACK IS USED DURING THE RAM TEST, PATTERN DURING THE RAM TEST, PATTERN DURING *** THEY AND TEST, PATTERN DURING THE RAM TEST, PATTERN DURING *** THEY NUST *** ADDRESS INCREMENT **	**			RAMS 17		ND - RAMBE	3 (= #BYTES OF		ŧ
** NOTE THAT RAMBEG, RAMEND, AND RAMSIZ MUST ALL HAVE A LOW BYTE OF ZERO (1E., THEY MUST BE OF THE FORM XXOO HEX.) ***********************************	***			RSIZH	5 = =	BYTE OF R	AMSIZ		Ŧ
** NOTE THAT RAMBEG, RAMEND, AND RANSIZ MUST ALL HAVE A LOW BYTE OF ZERO (IE., THEY MUST BE OF THE FORM XXOO HEX.) ***REGISTERS: A COMPARISONS B NEW PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN C OLD PATTERN SP WRAP AROUND OFFSET ***REMEMBERS: INTERMUPTS MUST BE DISABLED: (IF STACK IS USED AS A 16 BIT REGISTER, INTERMUPTS MUST BE DISABLED: (IF STACK IS USED DURING THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') ***RAMBEG EQU 14400H RAMBH EQU 14400H RAMBH EQU 1400H RAMBH EQU RAMBEG/100H RAMSIZ EQU RAMBEG/100H RAMSIZ EQU RAMBIZ/100H RAMSIZ EQU RAMBIZ/100H RAMSIZ EQU RAMBIZ/100H RAMSIZ EQU RAMBIZ/100H	***						1		¥
ALL HAVE A LOW BYTE OF ZERO (1E., THEY MUST BE OF THE FORM XXOO HEX.) ***********************************	***	#		THAT RA	MBEG.	AMEND, AND	RAMSIZ MUST		ŧ
REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS B NEW PATTERN C OLD PATTERN D, E ADDRESS INCREMENT/DECREMENT H, L MEMORY POINTER SP WRAP AROUND OFFSET WOTE: SINCE THE STACK POINTER IS USED AS A 16 Bit REGISTER, INTERNPTS MUST BE DESTROYED AND BOGUS ERRORS 'DETECTED.') WANBEG EQU 14400H RAMBEG EQU 14400H RAMBEG EQU 14400H RAMBEG EQU 1400H RAMBED EQU RAMBEG/100H RAMSIZ EQU RAMBED/100H RAMSIZ EQU RAMBED - RAMBEG	***		ALL	HAVE A L	Ø¥ BYT	OF ZERO (IE. THEY MUST	•	Ŧ
REGISTERS: A COMPARISONS REGISTERS: A COMPARISONS B NEW PATTERN C OLD PATTERN D, E ADDRESS INCREMENT/DECREMENT H, L MEMORY POINTER SP WRAP AROUND OFFSET WRAP AROUND OFFSET WAS PROBLED: (I STACK 15 USED AS A 16 BIT REGISTER, INTERRUPTS MUST BE DISTROYED AND BOGUS ERRORS 'DETECTED.') WANNER EQU 14400H RAMBEG EQU 14400H RAMBEG EQU 14400H RAMBEG EQU 14400H RAMBEG EQU 1400H RAMBED EQU RAMBEG/100H RAMSIZ EQU RAMBEG/100H RAMSIZ EQU RAMBID - RAMBEG	***		9	F THF FO	XX	HEX.	•		Ŧ
REGISTERS: A COMPARISONS REGISTERS: B NEW PATTERN C OLD PATTERN D, E ADDRESS INCREMENT/DECREMENT H, L MEMORY POINTER SP WRAP AROUND OFFSET WAP AROUND OFFSET WAP AROUND OFFSET WAS INCE THE STACK POINTER IS USED AS A 16 BIT REGISTER, INTERNUET BE DISABLED. (I STACK IS USED DURING THE RAW TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') WANNEG EQU 14400H RAWBH EQU 14400H RAMBH EQU 1400H RAMBH EQU 1400H RAMBH EQU 1400H RAMBH EQU RAMBEG/100H RAMSIZ EQU RAMBID - RAMBEG RSIZH EQU RAMBID - RAMBEG	***		1			•			Ŧ
REGISTERS: A COMPARISONS B NEW PATTERN C OLD PATTERN D, E ADDRESS INCREMENT/DECREMENT H, L MEMORY POINTER SP WRAP AROUND OFFSET WARP AROUND OFFSET 16 BIT REGISTER, INTERRUPTS MUST BE DISTROYED AND BOGUS ERRORS 'DETECTED.') 16 BIT REGISTER, INTERRUPTS MUST BE DESTROYED AND BOGUS ERRORS 'DETECTED.') 16 BIT REGISTER, INTERRUPTS MUST BE DESTROYED AND BOGUS ERRORS 'DETECTED.') 16 BIT REGISTER, INTERRUPT MUST BE DESTROYED AND BOGUS ERRORS 'DETECTED.') 16 BIT REGISTER 'NTERRUPT MUST BE DESTROYED AND BOGUS ERRORS 'DETECTED.') 16 BIT REGISTER 'NTERRUPT MUST BE DESTROYED AND BOGUS ERRORS 'DETECTED.') 16 BIT REGISTER 'NTERRUPT MUST BE DESTROYED AND BOGUS ERRORS 'DETECTED.') 16 BIT REMBEG FOUR RAMBEG/100H 14 RAMEH EQU RAMBEG/100H 16 RAMSIZ EQU RAMBID - RAMBEG RSIZH EQU RAMSIZ/100H 17 RAMSIZ EQU RAMSIZ/100H 17 RAMSIZ EQU RAMSIZ/100H	****	*******	***	****	****	*******	**********	****	: :
NEU SIENS C OLD PATTERN C OLD PATTERN C OLD PATTERN B, E ADDRESS INCREMENT/DECREMENT H, L WEMORY POINTER SP WRAP AROUND OFFSET 16 BIT REGISTER, INTERRUPTS MUST BE DISABLED. (IF STACK IS USED DURING THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') SERRESSESSESSESSESSESSESSESSESSESSESSESS		PECTOT		•	Ada	SNOST			*
C OLD PATTERN D, E ADDRESS INCREMENT/DECREMENT H, L MEMORY POINTER SP WRAN AROUND OFFSET 16 BIT REGISTER, INTERNUTS MUST BE DISABLED. (IF STACK IS USED DURING THE RAN TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') 14 CAMBEG EQU 14400H RAMBH EQU RAMBEG/100H RAMEN EQU RAMBEG/100H RAMSIZ EQU RAMBIZ/100H RAMSIZ EQU RAMSIZ/100H RAMSIZ EQU RAMSIZ/100H RAMSIZ EQU RAMSIZ/100H	*	200		(æ	N N	TTERN			**
D, E ADDRESS INCREMENT/DECREMENT H, L MEMORY POINTER SP WRAP AROUND OFFSET ***********************************	***			U		TERN			***
## L MEMORY POINTER SP WRAP AROUND OFFSET ***********************************	***			D.	ADDRE	S INCREMEN	T/DECREMENT		*
SP WRAP AROUND OFFSET	*			H,	MEMOR	POINT			* :
NOTE: SINCE THE STACK POINTER IS USED AS A 16 BIT REGISTER, INTERRUPTS MUST BE DISABLED. (If STACK IS USED DURING THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') THE RAM END HANDED TO HA				e S	WRAP		_		
NOTE: SINCE THE STACK POINTER IS USED AS A 16 BIT REGISTER, INTERRUPTS MUST BE DISABLED. (If STACK IS USED DURING THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') RAMBEG EQU 14400H RAMBH EQU 14400H RAMBH EQU 1400H RAMBH EQU 1400H RAMBH EQU RAMBEG/100H RAMSIZ EQU RAMBID'100H RAMSIZ EQU RAMSIZ/100H RAMSIZ EQU RAMSIZ/100H		*******	***	*****	****	******	******	- 7	į
NOTE: SINCE THE STACK POINTER IS USED AS A 16 BIT REGISTER, INTERRUPTS MUST BE DISABLED. (I STACK IS USED DURING THE RAM IEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') CRG 1000H RAMBEG EQU 14400H RAMBH EQU RAMBEG/100H RAMEH EQU RAMBEG/100H RAMSIZ EQU RAMBID'100H RAMSIZ EQU RAMSIZ/100H RAMSIZ EQU RAMSIZ/100H RAMSIZ EQU RAMSIZ/100H	*								ŧ
16 BIT REGISTER, INTERRUPTS MUST BE DISABLED. (1F STACK IS USED DURING THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') PASSESSESSESSESSESSESSESSESSESSESSESSESSE	***	옾		SINCE TH	E STAC	POINTER IS	S USED AS A		ŧ
DISABLED, (IF STACK IS USED DURING THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') P###################################	***			16 BIT R	EGISTEI	I, INTERRUP	TS MUST BE		*
THE RAM TEST, PATTERN DATA WILL BE DESTROYED AND BOGUS ERRORS 'DETECTED.') ***********************************	* 1		_	DISABLED		STACK IS U	SED DURING		
######################################				HE KAM	LESI,	ALLEKA DALA	A WILL BE	_	*
ORG 1000H RAMBEG EQU 1400H RAMEND EQU 1800H RAMEND EQU 1800H RAMEND EQU RAMEND/100H RAMS/Z EQU RAMEND - RAMBEG RAMS/Z EQU RAMS/Z/100H	***		-						***
1000H EQU 1400H EQU RAMBEG, EQU RAMEND, EQU RAMEND, EQU RAMEND, EQU RAMEND		********	****	******	****	*********	*********	*****	į
EQU 1400H EQU RAMBEC, EQU RAMBEC, EQU RAMEND, EQU RAMEND EQU RAMEND	•••	ORG	1000	I					
EQU 1400H EQU RAMBEC, EQU 1800H EQU RAMEND EQU RAMEND EQU RAMEND	••		i	,					
EQU RAMEND EQU RAMEND EQU RAMEND EQU RAMEND EQU RAMEND		RAMBEG	25	1400	100 P	_			
EQU RAMEND EQU RAMEND EQU RAMEND EQU RAMSIZ/		KAMBH	3 6	E CO	2 2 3	_			
EQU RAMEND EQU RAMSIZ/		RATERO	35	PAME	7/100				
5		RAMSIZ	200	RAME	, Q	MBEG			
		RSIZH	5	RAMS	1Z/100				

; POINT TO START OF RAM ; PUT END MARKER IN A FOR CMP'S ; CLEAR D & MAKE E=1	CLEAR A RAM BYTE SADVANCE PTR FREACH END YET?	Betschettetstatettettettettettettettettettettettette	;TEST 1ST BIT POS (B=1)		; NO, ERROR ; YES, WRITE NEW PATTERN ; READ IT BACK		; NOPE, PROCEED ; YES, IS XXFFH, TEST HIGH BYTE. ; REACHED END OF RAM? ; YES, DONE THIS PASS	; ADD ADDRESS INCREMENT TO H, L ; CARRY MEANS OVERFLOW ; CHECK: ; ADDRESS STILL VALID?	YES, PROCEED INO, WRAP AROUND INCREMENT THE WRAP AROUND OFFSET SAND AND IT IN	*****	; NEW 'OLD PATTERN' IS CURRENT PATTERN ; MOVE INTO A FOR MANIPULATION ; LAST BIT PATT. FOR WRITING 1'S?
RAMBEG RAMEH 0001H	a	**************************************	0100Н	RAMBEG 00000H M	ωI	OFFH	RAMEH-1	I	RAMBEG	BIT POSITION) ****	80 80
LXI H, RAMBEG MVI A, RAMEH LXI D, 0001H RAM COMTENTS (URITE ALI	CLOOP	FORWARD	8	±g,∢o	RAMEC A,	B RAMEB L',	CNTF A, H LASTF	D OVR RAMEH	RLOOP SP SP RLOOP	A PASS (A	C, A, OFFH
\$ <u>₹</u> \$	CENT CENT		ร	22§\$	255 255 255 255 255 255 255 255 255 255	8525	Z	8 0 8 0	#Z¥8#	DONE	Ş
RANTST:	CL00P:		FTLOOP:	FTL1: RLOOP:				ÇNTF:	OVR:	****	LASTF:
210014 3£18 110100	72 23 80 020 8 10		100010	210014 310000 7E 89	020210 25 26 37	86 C2CC10 3EFF 80	C22E10 3E17 BC CA4010	19 DA3810 7C FE18	FA1710 210014 33 39 C31710		48 78 FEFF
1000 1000 2001	000 000 000 000 000 000 000		100E	1001 1400 1400 1400	5 5 6 5 5 5 5	F. 2.	1025 1026 1028 1028	102E 102F 1032	1033 1033 1033 1030 1030		1040 1041 1042

#
æ
3 VEI
5,7
S C
A. W
MACRO
_

YES, NOW DO COMPLEMENT PATTERNS; TEST A: 15 IT ZERO?; YES, TIME FOR REVERSE SEQUENCE; NO, MAKE NEXT PATTERN; CY=0 MEANS WRITING 0'S; PATT. OK; CY=0 MEANS WRITING 1'S; HAVE TO INC; CY=0 MEANS WRITING 1'S; HAVE TO INC; PATTERN IN B; EDO NEXT PASS; COMP. PATTERN STARTS WITH BIT 0 = 0; NOW DO NEXT SERIES OF PASSES	在中央中央中央中央中央中央中央中央中央中央中央中央中央中央中央中央中央中央中央	MEMORY CONTAINS ALL ZEROES UPON ENTRY HERE	;NEGATE THE ADDR. INCREMENT	THIS COMPLETES THE 16 BIT NEGATION START WITH BIT 0 = 1	; POINT TO END OF RAM ; CLEAR WRAP AROUND OFFSET	READ MEMORY OLD PATTERN THERE? NO -> RAM ERROR FYES, WRITE NEW PATTERN READ IT BACK	CLEAR A SO WE CAN TEST CLEAR A SO WE CAN TEST I S ADDR XXOOH? NOPE, PROCEED MAYBE, CHECK HIGH BYTE FINISHED? YES, DONE THIS PASS	;ADD THE ADDRESS DECREMENT ;UNDERFLOW IF CY=0 ;CHECK: ;ADDRESS STILL VALID?	YES, PROCEED NO, WRAP AROUND
^ OFEH	REVERSE SEQUENCE	CONTAINS ALL ZI	o ∢ u	. ★ 0 H10	RAMEND-1 0000H	t or	RAMBH	¥	RAMEND-1
OATO A RVRS A XXI A XI FTLI FTLI	*	MEMORY	₹ 6•	ို ယ်ဝတ်	H, SP,	A S S S S S S S S S S S S S S S S S S S	RAMEB LASTR	D UNDR A, RAMBH	R 2
AND AND AND AND AND AND AND AND AND AND			> 4 > 3 2 5 4 3 3 2 5 4 3 3	8 = 8 S	รัรั	CHO CHO	XRA XRA JNZ CHP JZ JZ	DAD CPV CPV	33
RX1: DAT0:			RVRS:		ŘTL1:	AL2:		CNTR:	UNDR:
CA5410 A7 CA5910 BA5010 3C 47 47 C31110 C6FE C31110			757 Z	25 13 0601	21FF17 310000	7E B9 C2C210 70 7E B8	C2CC10 AF BD C27E10 3E14 BC CA9010	19 028810 70 FE14	F26810 21FF17
4400 4400 4400 4400 1000 1000 1000 1000			1059 1058 1058	201 201 300 300 300 300 300 300 300 300 300 3	1062 1065	1068 1068 1066 1066 1066	1070 1073 1078 1078 1078	107E 107F 1082 1083	1085 1088

#
N
VER
ASSEMBLER,
MACHO
9090

; DEC. WRAP AROUND OFFSET ; AND ADD THIS TO H, L FOR NEW ADDR ; & CONTINUE	; NEW 'OLD PATTERN' IS LAST 'NEW PATT' ; MOVE INTO A FOR MANIFULG ONES? ; MOVE HAVE FOR WRITE ZEROES ; VES, NOW HAVE TO WRITE ZEROES ; NO, IS A ZERO? ; YES, DONE ALL BIT PATTERNS, THIS SEQ ; NO, MAKE NEW PATTERN IS OK NOW ; CV=1 MEANS NEW PATERN IS OK NOW ; CV=2 MEANS NEW PATERN IS OK NOW ; CV=1 MEANS NEW PATERN IS OK NOW ; CV=2 MEANS HAVE TO ADD 1 ; PUT NEW PATTERN IN B ; DO NEXT PASS ; COMP. PATT., BIT 0 = 0 ; DO NEXT 8 PASSES	######################################	LX! H, MEMOK ; POINT TO GOOD MEMORY MSG JMP PRINT ; PRINT IT SP, 1800H ; STOP ; STOP
SP SP RL2 BACC (BLT BATTEBL)	C, B OFFH DATRO NXTAD NXTAD NXTAD NXTAD NXTAD NXTAD NXTAD NXTAD NXTAD NXTAD NXTAD NXTAD NXTAD NXTAD	ADVANCE TO NEXT SERREBERRERERERERERERERERERERERERERERERE	######### RAM P H, MEMOK PRINT SP, 1800H
DCX SO DAD SO JMP R	LASTR: MOV C. C. C. C. C. C. C. C. C. C. C. C. C.	ADS CHANGE AND CHANGE	
38 39 036810	48	7A MXTAD: 22	21FD10 C3D910 310018 EXIT: 76
1088 1080 1080	1090 1092 1092 1094 1096 1096 1084 1084	\$\$\$01 \$\$\$01	1086 1088 108E 10C1

TECTED	STORE BAD MEMORY CONTENTS SAND NOW	STORE BAD MEMORY CONTENTS ; AND THEN ; STORE EXPECTED CONTENTS ; SAVE H & L	EMSGR ; POINT TO ERROR MESSAGE ; CONSOLE TERMINAL PORT MEMORY MAPPED ADDR. PRINT STRING POINTED TO BY HL ON CONSOLE	; READ A CHAR FROM MEMORY ; TEST IT ; WE'RE DONE 1F ZERO ; READ STATUS ; TRANSMIT BUFFER EMPTY?	NO, WAIT GET CHAR AGAIN FOINT TO NEXT CHAR WAINT THE THIS CHAR BACK FOR NEXT ONE	DB ODH,OAH,'?RAM ERROR',ODH,OAH,OOH ;ERROR MESSAGE DB ODH,OAH,'RAM PASSED!',ODH,OAH,OOH	;STORAGE FOR H & L ON ERROR ;STORAGE FOR BAD MEMORY CONTENTS ;STORAGE FOR EXPECTED MEMORY CONTENTS
RAMERR: ERROR DETECTED	STA MERR MOV A, C STA EXPCT JMP RAMERR	MERR A, EXPCT D HLERR	PORT EQU 3C2CH PRINT SUBRT: PR	MOV A, M ORA A JZ EXIT LDA PORT+1 ANI O4H	JZ TEST MOV A, M INX H STA PORT JMP PRINT	DB ODH,OAH,'7RAM	DB 0, 0 DB 0 DB 0
•••	RAMEC:	RAMEB: RAMERR:	** ***	PRINT: TEST:		EMSGR:	HLERR:
	320F11 79 321011 C30310	320F11 78 321011 220D11	215	7E B7 CABE10 3A2D3C E604	CADE 10 76 23 322C3C C3D910	000A3F52 414D2045 52524F52 000A00 000A5241 4D205041 53534544	110D 0000 110F 00 1110 00
	10C2 10C5 10C6	1000 1000 1003 1003	3C5C	1009 1008 100E	10E3 10E7 10E8 10E8	10FE 10F6 10FA 10FD 1101 1105	1105 1106 1110 NO PROGRA

C EMSGR FTLOO FTLOO LLASTF MERR PAMER RAMER RAMER RAMER RAMER RAMER RAMER 0000 107E 0003 1011 0005 10FD 3C2C 0014 1800 1068

B CNTR E FTL1 L MEMOK MEMOK RAMBH RAMBH RAMBH RAMEN RAMEN RLZ RVRS

1008 1054 1086 0004 1089 0006 1000 0006 1000

CLOOP DATO EXIT H LASTR NXTAD PSW RAMEC RAMSI RSIZH RXZ

00001 00002 100E 100E 1000 11009 11003 11017 11017

0007 1026 11084 11100 1100 0006 1038 1400 0018

+ O1

CUTF
CUTF
DATRO
EXPET
HLERR
M
OVR
OVR
RAMBE
RAMBE
RAMEH
SP

F.6.

APPRIDIE G

The following is a list of the micro-operations determined for the 8080 CPU based on the clock cycle by clock cycle breakdown of each instruction <4, pp. 2-16 to 2-20) and the CPU functional block diagram <4, p. 2-2).

```
Key:
               Any 8-bit register of the register array
r8
               Any 16-bit register pair of the register array
r16
               Accumulator Latch
 ACT
               Accumulator
 A
               Carry flag
 CY
               Temp. register
 THP
               8-bit data bus
 Dhus
               16-bit address bus
 Abus
```

8080 Micro-operations:

```
r16 = Abus
    r16a + 1 = r16b
2)
    Dbus = TMP and IR
3)
4)
    r8 = TMP
    A = TMP
5)
    TMP = r8
6)
7)
    THP = \lambda
    Dbus = r8
Dbus = A
8)
9)
     Dbus = TMP
10)
     TMP = Dbus
11)
     A = Dbus
12)
     re = Dbus
13)
     (HL) = (DE)
                          [XCHG]
14)
     r16a = r16b
15)
     A = ACT
16)
     r8 = ACT
17)
                           [i.e. ALU outputs]
     ACT + TMP = ALU
18)
     ACT + THP + CY =
                        ALU
19)
     ACT - THP = ALU
20)
21)
     ACT - THP - CY =
                       ALU
     THP + 1 = ALU
22)
     TMP - 1 = ALU
23)
     ALU = r8
24)
25)
     ALU = A
26)
     ALU = Dbus
     r16a - 1 = r16b
27)
                         [decimal adjust]
     DAA = A, flags
28)
     ACT AND THP = ALU
29)
     ACT OR THP = ALU
30)
     ACT XOR THP = ALU
31)
     ALU = flags S, Z, P & AC
32)
     ALU = CY
33)
     CY = ALU
A = ALU
34)
35)
```

```
36)
    Rotate Right
37)
     Rotate Right through CY
38)
     Rotate Left
     Rotate Left through CY
NOT A = A
NOT CY = CY
39)
40)
41)
     1 = CY
42)
     Judge Condition
43)
     00 = W reg.
44)
45)
     Flags = Dbus
     Dbus = Plags
46)
47)
     Set INTE P/F
     Reset INTE F/F
48)
     Halt Mode
49)
50)
     Status: Instruction Fetch
               Memory Read
Memory Write
Stack Read
51)
     Status:
52)
     Status:
53)
     Status:
54)
               Stack Write
     Status:
55)
     Status: IN Read
     Status: OUT write
56)
57)
     Status: Interrupt Acknowledge
58)
     Status: Halt Acknowledge
     Status: Interrupt Ack. while Halt
59)
60)
     Dbus = r16high and r16low
```

Appendix H

Checksum Calculation Program

APPENDIX H

```
CHKSUM -- CALCULATE CHECKSUMS FOR AN OBJECT FILE
100
                           IN SEGMENTS OF A DESIRED LENGTH.
                THE SUM IS FORMED USING A MODULO 256 ADD WITH CARRY
                OUTS ADDED BACK INTO LSB.
110
                THE SEGMENT LENGTHS AND DESIRED FINAL CHECKSUM
                ARE SELECTED BY THE USER.
120
                DAVID HATSLETT
                                      MICROPROCESSOR SELF-TEST PROJECT
400
          HEXO$ = "0123456789ABCDEF"
          DEP PNH4(D$) = (INSTR(1, HEXO$, LEFT$ (D$, 1)) -1) +16 +
500
               INSTH (1, HEXOS, MID$ (D$, 2, 1))-1
             RETURN INTEGER VALUE OF 2 DIGIT HEX STRING
1000
         PRINT CHR$ (10); "CHKSUM - VO 1.01"; CHR$ (10)
         PRINT "INPUT FILE": : INPUT FILS : IP INSTR(1, FILS, ".") = 0 THEN FILS=FILS+". HEX"
1010
1020
          OPEN "I", #1, PIL$
         PRINT "ROM SEGMENT SIZE"; : INPUT ROMSS% :
1030
          IF ROMSSX<3 THEN PRINT "?INVALID SIZE: ";ROMSSX : GOTO 1030
          PRINT "DESIRED PINAL SUM"; : INPUT DSUM" :
1040
         IP DSUBACO OR DSUBA>255 THEN PRINT "POUT OF RANGE, ENTER 0-255"
         GOTO 1040
         HLINES = "" : CSUM" = 0
1050
2000
         POR B% = 1 TO ROMSS% : GOSUB 10000 :
          IF OP% = -1 THEN IF B% = 1 THEN 2100 ELSE 2030
2005
          ADDRIS=ADDRS : IF BX=1 THEN ADDRIS=ADDRS
         CSUM%=CSUM% + OP% :
2010
          2%=CSUM% AND (NOT 255) : CSUM%=CSUM% AND 255:
          IP Z% THEN CSUM%=CSUM%+1
2020
          NEXT BX
2030
         kSUM%=DSUM%-CSUM% :
          IP RSUMACO THEN RESUMBERSUMBER
2040
         KSUMS=KSUMS AND 205
          PRINT "CHECKSOA FOR SEGRENT ":RIGHT$ ("000"+HBX$ (ADDR1%),4);
2050
          "H TO "; RIGHTS ("000"+HEAS (ADDRL%), 4); "H IS ";
          RIGHT$ ("O"+HEXJ (RSUM%) , 2);"H"
2060
         CSUM%=0
2070
         IF OP%<>-1 THEN 2000
210u
         CLOSE 1 : GOTO 32767
9999
                READ AN OPHECT CODE BYTE FROM HER FILE &
         / RETURN IT IN OP%
IF HLINES = *** THEN LINE INFUT #1, H$ : H$ ** HID$ (H$,2) :
10000
         IF BID# (H>, 1, 1) <>":"
         THEN 10000 ELSE HETTES%=FNH% (MID# (H$,2,2)) :
         ADDR $-7 NH % (MID$ (M5,4,2)) *256 * PNH% (MID$ (H$,6,2)) :
PO$=-1 : mlines=mid$ (M$,10,2*MBYTE%) : IP HBYTE%=0 THEM OP%=-1: RETURN
10010
         OP4=FRH% (hLIMES$) : OP8=LEFT$ (HLIMES, 2) :
         HLINES=MIDS (HILINES, 3)
10020
         IP POS THEN POS=O ELSE ADDRS=ADDRS+1
```

Appendix I

RADC Microprocessor Self-Test Project Hardware System Documentation

The self-test system consists of an 8080 CPU, 8228 system controller, 2 8251 serial I/O ports, an 8255 parallel I/O port, 8253 programmable interval timer (with 3 independent timers), 2 8-bit data latches for various control functions, 2K of ROM containing the system monitor, and 4K of RAM. The system employs memory mapped I/O and thus does not use IN or OUT instructions. The system memory map is shown below:

Address (Hex)	Assignment
0000 - 07FF	ROM (monitor)
0800 - 17FF	System RAM
3C24 3C25	Down-line load 8251, data port Down-line load 8251, command port
3C28	CNTL1: 8-bit latch; see below
3C2C 3C2D	Console 8251, data port Console 8251, command port
3C30	CNTL2: 8-bit latch; see below
3C38 3C39 3C3A 3C3B	8253 Timer O (interrupt) 8253 Timer 1 (timeout) 8253 Timer 2 (unused) 8253 Control
3C3C 3C3D 3C3E 3C3F	8255 Port A 8255 Port B 8255 Port C 8255 Control

The 8253 Timer 0 is used to generate the interrupt that initiates the periodic self-test. This timer should be configured for Mode 0 since the interrupt is generated on the rising edge of Output 0. A RST 3 is executed upon interrupt acknowledge, and control is passed to RAN location OAOOH. Timer 1 is used to generate a hardware timeout; this occurs if the self-test is not initiated or is not completed in its allotted time. Timer 1 should be configured for Mode 0, since its output must go high and stay high for the timeout. This causes the ERR-bar LED to go out (indicating error). Timer 2 is unused and thus available to the user. The Timer 0 and 1 Gate inputs are controlled by the CNTL2 latch (3C3OH); this latch is also responsible for enabling or disabling the hardware timeout (see below). Both Timers 0 and 1 are driven by the processor clock (.89 MHz).

The CNTL1 8-bit latch (IC 22) is responsible for controlling the baud rates of both 8251's; it also controls the console 8251 wraparound (self-test) logic and drives the 'heartbeat' LED. Its bits have the following meanings:

Bit(s) Function Low connects console 8251 to the console terminal; High wraps serial output to serial input. 1-3 Console 8251 baud rate control (see below). 4 Controls the 'heartbeat' LED: low = ON; high = OFF. 5-7 Down-line load 8251 baud rate control (see below).

Assuming the 8251's are programmed for 16x operation, the baud rate control is defined as follows:

Bit:	_	_	-	console down-line load
	0	0	0	 Do NOT use
	0	Ò	1	19200 baud
	0	1	0	9600 baud
	0	1	1	4800 baud
	1	0	0	2400 baud
	1	0	1	1200 baud
	1	1	0	600 baud
	1	1	1	300 baud

The CNTL2 8-bit latch (IC 17) is responsible for controlling the 8255 wraparound self-test logic, the 8253 Counters 0 & 1 gate inputs, and for enabling/disabling the hardware timeout. Its bits have the following functions:

Bit	<u>Function</u>
0	8253 Gate 0 (Timer 0)
1	8253 Gate 1 (Timer 1)
2	High allows hardware timeout; Low forces the timeout.
3	High disables hardware timeout; Low enables it.
4	Low enables 8255 Port A wraparound logic; High disables it (& tri-states Port A).
5	Low sets 8255 Port A wraparound INTO Port A; High sets wraparound OUT OF Port A.
6	Low enables 8255 Port C wraparound logic; High disables it (& tri-states Port C).
7	Low sets 8255 Port C wraperound INTO Port C; High sets wraperound OUT OF Port C.

Note that Bit 5 is meaningless if Bit 4 is 1, and Bit 7 is meaningless if Bit 6 is 1.

To enable a hardware timeout (Timer 1), Bits 2 and 3 should be 1 and 0, respectively. To indicate an error (fault detected), Bits 2 and 3 should both be set to 0; this forces a 'timeout' and turns off the ERR-bar LED.

The system's 7-segment display is connected to the 8255's Port B; if Port B is configured as an output, then Port B is used to drive the display. When Port B is configured as an input, Port A or Port C may be used to drive the display via the wraparound logic. Note that low bits light segments, while high bits turn segments off.

